74vcxh16373 STMicroelectronics, 74vcxh16373 Datasheet

no-image

74vcxh16373

Manufacturer Part Number
74vcxh16373
Description
Low Voltage Cmos 16-bit D-type Latch 3-state With 3.6v Tolerant Inputs And Outputs
Manufacturer
STMicroelectronics
Datasheet
DESCRIPTION
The 74VCXH16373 is a low voltage CMOS 16 BIT
D-TYPE LATCH with 3 STATE OUTPUTS NON
INVERTING fabricated with sub-micron silicon
gate
technology. It is ideal for low power and very high
speed 2.3 to 3.6V applications; it can be interfaced
to 3.6V signal environment for both inputs and
outputs.
These 16 bit D-TYPE latches are bite controlled
by two latch enable inputs (nLE) and two output
enable inputs (OE).
While the nLE input is held at a high level, the nQ
outputs will follow the data input precisely.
When the nLE is taken low, the nQ outputs will be
in a normal logic state (high or low logic level) and
while high level the outputs will be in a high
impedance state.
Bus hold on data inputs is provided in order to
eliminate the need for external pull-up or
pull-down resistor.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
February 2003
3.6V TOLERANT INPUTS AND OUTPUTS
HIGH SPEED :
t
t
POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
|I
OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES H16373
BUS HOLD PROVIDED ON DATA INPUTS
LATCH-UP PERFORMANCE EXCEEDS
300mA (JESD 17)
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
PD
PD
OH
OH
CC
LOW VOLTAGE CMOS 16-BIT D-TYPE LATCH (3-STATE)
= 3.0 ns (MAX.) at V
= 3.4 ns (MAX.) at V
and
| = I
| = I
(OPR) = 2.3V to 3.6V
OL
OL
five-layer
= 24mA (MIN) at V
= 18mA (MIN) at V
WITH 3.6V TOLERANT INPUTS AND OUTPUTS
metal
CC
CC
= 3.0 to 3.6V
= 2.3 to 2.7V
CC
CC
wiring
= 3.0V
= 2.3V
C
2
MOS
ORDER CODES
PIN CONNECTION
PACKAGE
TSSOP
74VCXH16373
TUBE
TSSOP
74VCXH16373TTR
T & R
1/12

Related parts for 74vcxh16373

74vcxh16373 Summary of contents

Page 1

... BUS HOLD PROVIDED ON DATA INPUTS LATCH-UP PERFORMANCE EXCEEDS 300mA (JESD 17) ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V DESCRIPTION The 74VCXH16373 is a low voltage CMOS 16 BIT D-TYPE LATCH with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and five-layer metal technology ideal for low power and very high speed 2.3 to 3.6V applications ...

Page 2

... INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No SYMBOL NAME AND FUNCTION 1 1OE 3 State Output Enable Input (Active LOW 1Q0 to 1Q7 3-State Outputs 11, 12 13, 14, 16, 17, 2Q0 to 2Q7 3-State Outputs 19, 20, 22 2OE 3 State Output Enable Input (Active LOW) ...

Page 3

... High or Low Level Output Current ( Operating Temperature op dt/dv Input Rise and Fall Time (note from 0. 3. Parameter Parameter = 3.0 to 3.6V 2.3 to 2.7V) CC 74VCXH16373 Value Unit -0.5 to +4.6 V -0.5 to +4.6 V -0.5 to +4 100 mA 400 mW -65 to +150 ° ...

Page 4

... DC SPECIFICATIONS (2.7V < V Symbol Parameter V High Level Input IH Voltage V Low Level Input IL Voltage V High Level Output OH Voltage V Low Level Output OL Voltage I Input Leakage I Current I Input Hold Current I(HOLD) I Power Off Leakage off Current I High Impedance OZ Output Leakage Current I Quiescent Supply CC Current ...

Page 5

... GND I CC 2 3.6V = 25°C, Input t a Test Condition V CC (V) 2 3 3 3.3 IH 74VCXH16373 Value - °C -55 to 125 °C Min. Max. Min. Max. 1.6 1.6 0.7 0.7 -0 2.0 2.0 1.8 1.8 1.7 1.7 0.2 0.2 0.4 0.4 0.6 0 -45 - ...

Page 6

... AC ELECTRICAL CHARACTERISTICS (C Symbol Parameter t t Propagation Delay PLH PHL Time Propagation Delay PLH PHL Time Output Enable Time PZL PZH t t Output Disable Time PLZ PHZ t Setup TIme, HIGH or s LOW level Hold Time High or ...

Page 7

... 500 or equivalent pulse generator (typically OUT WAVEFORM SYMBOL VALUES Symbol TEST 3.0 to3.6V 2. 0.3V OH 74VCXH16373 SWITCH Open GND V CC 2 0.15V 0.15V OH 7/12 ...

Page 8

... WAVEFORM PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle) WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 8/12 ...

Page 9

... WAVEFORM 3 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle) 74VCXH16373 9/12 ...

Page 10

... DIM. MIN 0. 0.17 c 0. 0˚ PIN 1 IDENTIFICATION 1 10/12 TSSOP48 MECHANICAL DATA mm. TYP MAX. 1.2 0.15 0.9 0.27 0.20 12.6 8.1 BSC 6.2 0.5 BSC 8˚ 0. inch MIN. TYP. 0.002 0.035 0.0067 0.0035 0.0079 0.488 0.318 BSC 0.236 0.0197 BSC 0˚ 0.020 7065588C MAX ...

Page 11

... Tape & Reel TSSOP48 MECHANICAL DATA mm. DIM. MIN 12 8.7 Bo 13.1 Ko 1.5 Po 3.9 P 11.9 TYP MAX. MIN. 330 13.2 0.504 0.795 2.362 30.4 8.9 0.343 13.3 0.516 1.7 0.059 4.1 0.153 12.1 0.468 74VCXH16373 inch TYP. MAX. 12.992 0.519 1.197 0.350 0.524 0.067 0.161 0.476 11/12 ...

Page 12

... Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...

Related keywords