80C251 Intel, 80C251 Datasheet

no-image

80C251

Manufacturer Part Number
80C251
Description
Search -----> N80C251
Manufacturer
Intel
Datasheet
www.DataSheet4U.com
( DataSheet : www.DataSheet4U.com )
www.DataSheet4U.com
A member of the Intel family of 8-bit MCS 251 microcontrollers, the 8XC251SA/SB/SP/SQ is binary-code
compatible with MCS 51 microcontrollers and pin compatible with 40-pin PDIP and 44-pin PLCC MCS 51
microcontrollers. MCS 251 microcontrollers feature an enriched instruction set, linear addressing, and
efficient C-language support. The 8XC251SA/SB/SP/SQ has 512 bytes or 1 Kbyte of on-chip RAM and is
available with 8 Kbytes or 16 Kbytes of on-chip ROM/OTPROM/EPROM, or without ROM/OTPROM/EPROM.
A variety of features can be selected by new user-programmable configurations.
COPYRIGHT © INTEL CORPORATION, 1996
Real-time and Programmed Wait State
Bus Operation
Binary-code Compatible with MCS
Pin Compatible with 44-pin PLCC and 40-
pin PDIP MCS 51 Sockets
Register-based MCS
— 40-byte Register File
— Registers Accessible as Bytes, Words,
Enriched MCS 51 Instruction Set
— 16-bit and 32-bit Arithmetic and Logic
— Compare and Conditional Jump
— Expanded Set of Move Instructions
Linear Addressing
256-Kbyte Expanded External Code/Data
Memory Space
ROM/OTPROM/EPROM Options:
16 Kbytes (SB/SQ), 8 Kbytes (SA/SP), or
without ROM/OTPROM/EPROM
16-bit Internal Code Fetch
64-Kbyte Extended Stack Space
On-chip Data RAM Options:
1-Kbyte (SA/SB) or 512-Byte (SP/SQ)
8-bit, 2-clock External Code Fetch in
Page Mode
Fast MCS 251 Instruction Pipeline
or Double Words
Instructions
Instructions
CHMOS MICROCONTROLLER
®
251 Architecture
HIGH-PERFORMANCE
8XC251SA/SB/SP/SQ
Commercial/Express
®
51
May 1996
User-selectable Configurations:
— External Wait States (0-3 wait states)
— Address Range & Memory Mapping
— Page Mode
32 Programmable I/O Lines
Seven Maskable Interrupt Sources
with Four Programmable Priority
Levels
Three Flexible 16-bit Timer/counters
Hardware Watchdog Timer
Programmable Counter Array
— High-speed Output
— Compare/Capture Operation
— Pulse Width Modulator
— Watchdog Timer
Programmable Serial I/O Port
— Framing Error Detection
— Automatic Address Recognition
High-performance CHMOS Technology
Static Standby to 16-MHz Operation
Complete System Development
Support
— Compatible with Existing Tools
— New MCS 251 Tools Available:
Package Options (PDIP, PLCC, and
Ceramic DIP)
Compiler, Assembler, Debugger, ICE
PRELIMINARY
Order Number: 272783-003
www.DataSheet4U.com

Related parts for 80C251

80C251 Summary of contents

Page 1

... Page Mode Fast MCS 251 Instruction Pipeline A member of the Intel family of 8-bit MCS 251 microcontrollers, the 8XC251SA/SB/SP/SQ is binary-code compatible with MCS 51 microcontrollers and pin compatible with 40-pin PDIP and 44-pin PLCC MCS 51 microcontrollers. MCS 251 microcontrollers feature an enriched instruction set, linear addressing, and efficient C-language support ...

Page 2

... Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. ...

Page 3

HIGH-PERFORMANCE CHMOS MICROCONTROLLER System Bus and I/O Ports P0.7:0 Port 0 Drivers www.DataSheet4U.com Code Bus (16) Instruction Sequencer SRC1 (8) SRC2 (8) ALU DST (16) PRELIMINARY P2.7:0 Code OTPROM/ROM Port 2 8 Kbytes Drivers or 16 Kbytes Memory Data ...

Page 4

... Options no mark Commercial operating temperature range (0°C to 70°C) with Intel standard burn-in. T Express operating temperature range (-40°C to 85°C) with Intel standard burn-in. N 44-pin Plastic Leaded Chip Carrier (PLCC) P 40-pin Plastic Dual In-line Package (PDIP) C 40-pin Ceramic Dual In-line Package (Ceramic DIP) ...

Page 5

... HIGH-PERFORMANCE CHMOS MICROCONTROLLER Table 2 lists the proliferation options. See Figure 2 for the 8XC251SA/SB/SP/SQ family nomenclature. . www.DataSheet4U.com Table 3 lists the 8XC251SA/SB/SP/SQ packages. PRELIMINARY Table 2. Proliferation Options 8XC251SA/SB/SP/SQ (0 – 16 MHz ±10%) 80C251SB16 CPU-only 80C251SQ16 CPU-only 83C251SA16 ROM 83C251SB16 ROM 83C251SP16 ROM 83C251SQ16 ROM 87C251SA16 ...

Page 6

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 2.0 PINOUT P1.7 / CEX4 / A17 / WCLK www.DataSheet4U.com 6 P1.5 / CEX2 7 P1.6 / CEX3 / WAIT# 8 8XC251SA 9 8XC251SB RST 10 8XC251SP P3.0 / RXD 11 V 8XC251SQ 12 CC2 P3.1 ...

Page 7

HIGH-PERFORMANCE CHMOS MICROCONTROLLER P1.7 / CEX4 / A17 / WCLK www.DataSheet4U.com Figure 4. 8XC251SA/SB/SP/SQ 40-pin PDIP and Ceramic DIP Packages PRELIMINARY P1 P1.1 / T2EX 2 P1.2 / ECI 3 P1.3 / CEX0 4 P1.4 / ...

Page 8

HIGH-PERFORMANCE CHMOS MICROCONTROLLER PLCC DIP www.DataSheet4U.com ...

Page 9

HIGH-PERFORMANCE CHMOS MICROCONTROLLER Table 5. 8XC251SA/SB/SP/SQ PLCC/DIP Pin Assignments Arranged by Functional Category Name AD0/P0.0 AD1/P0.1 AD2/P0.2 AD3/P0.3 AD4/P0.4 AD5/P0.5 AD6/P0.6 AD7/P0.7 A8/P2.0 www.DataSheet4U.com A9/P2.1 A10/P2.2 A11/P2.3 A12/P2.4 A13/P2.5 A14/P2.6 A15/P2.7 P3.7/RD#/A16 P1.7/CEX4/A17/WCLK Name P3.2/INT0# P3.3/INT1# EA#/V PP RST ...

Page 10

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 3.0 SIGNALS Signal Type Name A17 O 18th Address Bit (A17). Output to memory as 18th external address bit (A17) in extended bus applications, depending on the values of bits RD0 and RD1 in configuration byte ...

Page 11

HIGH-PERFORMANCE CHMOS MICROCONTROLLER Signal Type Name P3.0 I/O P3.1 P3.3:2 P3.5:4 P3.6 P3.7 PSEN# O RD# O www.DataSheet4U.com RST I RXD I/O T1 I/O T2EX I TXD O V PWR CC V PWR 2 CC † The ...

Page 12

HIGH-PERFORMANCE CHMOS MICROCONTROLLER Signal Type Name V I Programming Supply Voltage. The programming supply voltage is PP applied to this pin for programming the on-chip OTPROM/EPROM. V GND Circuit Ground. Connect this pin to ground GND Secondary ...

Page 13

HIGH-PERFORMANCE CHMOS MICROCONTROLLER P1.7/CEX/ RD1:0 A17/WCLK 0 0 A17 0 1 P1.7/CEX4/ WCLK 1 0 P1.7/CEX4/ WCLK 1 1 P1.7/CEX4/ WCLK www.DataSheet4U.com PRELIMINARY Table 7. Memory Signal Selections (RD1:0) P3.7/RD#/A16 PSEN# A16 Asserted for Asserted for writes to all ...

Page 14

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 4.0 ADDRESS MAP Internal Address) FF:FFFFH External Memory except the top eight bytes (FF:FFF8H–FF:FFFFH) which are FF:4000H reserved for the configuration array. FF:3FFFH External memory or on-chip nonvolatile memory (8Kbytes FF:0000H - FF:1FFFH, FF:0000H 16Kbytes FF:0000H ...

Page 15

... PRELIMINARY NOTICE: This document contains preliminary information on new products in production. The specifications are subject to change without notice. ......................... +13.0 V Verify with your local Intel sales office that you SS have the latest datasheet before finalizing a ..................... -0 +6 design. † ...

Page 16

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 5.1 D.C. Characteristics Parameter values apply to all devices unless otherwise indicated. Symbol Parameter V Input Low Voltage IL (except EA#) V Input Low Voltage 1 IL (EA#) V Input High Voltage IH (except XTAL1, RST) ...

Page 17

HIGH-PERFORMANCE CHMOS MICROCONTROLLER Symbol Parameter V Output High Voltage 1 OH (Port 0 in External Address) V Output High Voltage 2 OH (Port 2 in External Address during Page Mode) I Logical 0 Input Cur- IL rent (Port 1, ...

Page 18

HIGH-PERFORMANCE CHMOS MICROCONTROLLER www.DataSheet4U.com All other 8XC251SA/SB/SP/SQ pins are unconnected RST 8XC251SA 8XC251SB 8XC251SP 8XC251SQ (NC) XTAL2 XTAL1 V SS Figure 5. I Test Condition, Powerdown Mode, V ...

Page 19

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 5.2 Definition of AC Symbols www.DataSheet4U.com 5.3 A.C. Characteristics Test Conditions: Capacitive load on all pins = 50 pF. Table 11 lists AC timing parameters for the 8XC251SA/SB/SP/SQ with no wait states. External wait states can ...

Page 20

HIGH-PERFORMANCE CHMOS MICROCONTROLLER Symbol T (2) RD# or PSEN# Pulse Width RLRH @ 12 MHz @ 16 MHz T WR# Pulse Width WLWH @ 12 MHz @ 16 MHz T (2) ALE Low to RD# or PSEN# Low LLRL ...

Page 21

HIGH-PERFORMANCE CHMOS MICROCONTROLLER Symbol T Address (P0) Valid to Valid Data/Instruction In 1 AVDV @ 12 MHz @ 16 MHz T Address (P2) Valid to Valid Data/Instruction In 2 AVDV @ 12 MHz @ 16 MHz T Address (P0) ...

Page 22

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 5.3.1 EXTERNAL BUS CYCLES, NONPAGE MODE XTAL1 ALE RD#/PSEN# www.DataSheet4U.com P0 P2/A16/A17 † The value of this parameter depends on wait states. See the table of AC characteristics. Figure 7. External Bus Cycle: Code Fetch (Nonpage ...

Page 23

HIGH-PERFORMANCE CHMOS MICROCONTROLLER XTAL1 ALE RD#/PSEN# www.DataSheet4U.com P0 P2/A16/A17 † The value of this parameter depends on wait states. See the table of AC characteristics. PRELIMINARY T OSC T LHLL † T RLRH † T LLRL † T RLDV ...

Page 24

HIGH-PERFORMANCE CHMOS MICROCONTROLLER XTAL1 ALE WR# P0 www.DataSheet4U.com P2/A16/A17 † The value of this parameter depends on wait states. See the table of AC characteristics. Figure 9. External Bus Cycle: Data Write (Nonpage Mode OSC T LHLL ...

Page 25

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 5.3.2 EXTERNAL BUS CYCLES, PAGE MODE XTAL1 ALE RD#/PSEN# www.DataSheet4U.com P2 P0/A16/A17 † The value of this parameter depends on wait states. See the table of AC characteristics. †† A page hit (i.e., a code fetch ...

Page 26

HIGH-PERFORMANCE CHMOS MICROCONTROLLER XTAL1 ALE RD#/PSEN# www.DataSheet4U.com P2 P0/A16/A17 † The value of this parameter depends on wait states. See the table of AC characteristics OSC T LHLL † T RLRH † T LLRL † T RLDV ...

Page 27

HIGH-PERFORMANCE CHMOS MICROCONTROLLER XTAL1 ALE WR# P2 www.DataSheet4U.com P0/A16/A17 † The value of this parameter depends on wait states. See the table of AC characteristics. PRELIMINARY T OSC T LHLL † T WLWH † T LHAX † T AVLL ...

Page 28

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 5.3.3 DEFINITION OF REAL-TIME WAIT SYMBOLS www.DataSheet4U.com 5.3.4 EXTERNAL BUS CYCLES, REAL-TIME WAIT STATES WCLK ALE RD#/PSEN# WAIT Figure 13. External Bus Cycle: Code Fetch/Data Read (Nonpage Mode) 28 Table 12. Real-time Wait Timing ...

Page 29

HIGH-PERFORMANCE CHMOS MICROCONTROLLER WCLK ALE WR# WAIT# www.DataSheet4U.com P0 P2 WCLK ALE RD#/PSEN# WAIT Figure 15. External Bus Cycle: Code Fetch/Data Read (Page Mode) PRELIMINARY State 1 State 2 T CLYV T max WLYX T min WLYX ...

Page 30

HIGH-PERFORMANCE CHMOS MICROCONTROLLER WCLK ALE WR# WAIT# www.DataSheet4U.com P2 A8-A15 P0 Symbol T Wait Clock Low to Wait Set-up CLYV T Wait Hold after Wait Clock Low CLYX T PSEN#/RD# Low to Wait Set-up RLYV T Wait Hold after ...

Page 31

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 5.4 AC Characteristics — Serial Port, Shift Register Mode Symbol T Serial Port Clock Cycle Time XLXL T Output Data Setup to Clock Rising Edge QVSH T Output Data hold after Clock Rising Edge XHQX T ...

Page 32

HIGH-PERFORMANCE CHMOS MICROCONTROLLER V – 0.5 CC 0 0.45 V www.DataSheet4U.com V – 0 inputs during testing are driven at V and 0.45 V for a logic 0. Timing measurements are ...

Page 33

... All thermal impedance data is approximate for static air conditions at 1 watt of power dissipation. Values change depending on operating conditions and application requirements. The Intel Packaging Handbook (order number 240800) describes Intel’s thermal impedance test methodology. 7.0 NONVOLATILE MEMORY PROGRAMMING AND VERIFICATION CHARACTERISTICS 7 ...

Page 34

HIGH-PERFORMANCE CHMOS MICROCONTROLLER 7.2 Programming and Verification Timing for Nonvolatile Memory P1 AVGL PROG# www.DataSheet4U.com T GLGH T SHGL 12.75V EA#/ Figure 21. Timing for Programming and Verification of Nonvolatile Memory Table 18. ...

Page 35

HIGH-PERFORMANCE CHMOS MICROCONTROLLER Table 18. Nonvolatile Memory Programming and Verification Characteristics at T Address to Data Valid AVQV T ENABLE Low to Data Valid ELQV T Data Float after ENABLE EHQZ T PROG# High to PROG# Low GHGL 8.0 ...

Page 36

www.DataSheet4U.com ...

Related keywords