ics844021-01 Integrated Device Technology, ics844021-01 Datasheet
ics844021-01
Related parts for ics844021-01
ics844021-01 Summary of contents
Page 1
... For Ethernet appli- cations, a 25MHz crystal is used. The ICS844021-01 has excellent <1ps phase jitter performance, over the 1.875MHz – 20MHz integration range. The ICS844021-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space. ...
Page 2
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR ABLE IN ESCRIPTIONS ...
Page 3
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, I (LVDS) O Continuous Current 10mA Surge Current 15mA Package Thermal Impedance, JA Storage Temperature, T -65°C to 150°C STG T 3A ABLE OWER UPPLY ...
Page 4
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR T 3D. LVDS DC C ABLE HARACTERISTICS ...
Page 5
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR T RMS Phase Jitter (Random) 1.875MHz to 20MHz = 0.32ps (typical) T RMS Phase Jitter (Random) 1.875MHz to 20MHz = 0.32ps (typical) IDT ™ / ICS ™ LVDS CLOCK GENERATOR P N 125MH YPICAL HASE OISE AT 125MHz Raw Phase Noise Data ...
Page 6
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR P ARAMETER V DD 3.3V±5% V POWER SUPPLY DDA LVDS + Float GND – LVDS 3. UTPUT OAD EST Phase Noise Plot Offset Frequency RMS Jitter = Area Under the Masked Phase Noise Plot RMS P J HASE ...
Page 7
... DDA bypass capacitor be connected to the RYSTAL NPUT NTERFACE The ICS844021-01 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using a 25MHz, 18pF parallel 18pF Parallel Crystal IDT ™ / ICS ™ LVDS CLOCK GENERATOR ...
Page 8
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR LVCMOS XTAL I TO NTERFACE The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 3. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS ...
Page 9
... FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR S L CHEMATIC AYOUT Figure 5 shows an example of ICS844021-01 application schematic. In this example, the device is operated at V The decoupling capacitor should be located as close as possible to the power pin. The 18pF parallel resonant 25MHz crystal is used. The C1 = 33pF and C2 = 27pF are recommended ...
Page 10
... This section provides information on power dissipation and junction temperature for the ICS844021-01 Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS844021-01 is the sum of the core power plus the analog plus the power dissipated in the load(s). The following is the power dissipation for V ...
Page 11
... FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR ABLE VS IR LOW ABLE FOR JA Multi-Layer PCB, JEDEC Standard Test Boards T C RANSISTOR OUNT The transistor count for ICS844021-01 is: 2533 ACKAGE UTLINE UFFIX FOR IDT ™ / ICS ™ LVDS CLOCK GENERATOR R I ELIABILITY ...
Page 12
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR ABLE RDERING NFORMATION ...
Page 13
... ICS844021-01 FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT © 2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc ...