IDT70121 Integrated Device Technology, IDT70121 Datasheet
IDT70121
Available stocks
Related parts for IDT70121
IDT70121 Summary of contents
Page 1
... STATIC RAM WITH BUSY & INTERRUPT DESCRIPTION: The IDT70121/IDT70125 are high-speed Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM “MASTER” Dual-Port RAM together with the IDT70125 “SLAVE” Dual-Port in 18- bit-or-more word width systems. Using the IDT MASTER/ ...
Page 2
... Vcc + 0.5V for more than 25% of the cycle time or TERM 10ns maximum, and is limited to < 20mA for the period of V 0.5V. retention capability with each port typically consuming 200 W from a 2V battery. The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC. RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE OE 46 ...
Page 3
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE Symbol Parameter ( Input Leakage Current LI ( Output Leakage Current LO ...
Page 4
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT DATA RETENTION CHARACTERISTICS Symbol Parameter V V for Data Retention Data Retention Current CCDR (3) t Chip Deselect to Data Retention Time CDR (3) ...
Page 5
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ADDRESS DATA PREVIOUS DATA VALID OUT BUSY OUT TIMING WAVEFORM OF READ CYCLE NO. ...
Page 6
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE Symbol Parameter Write Cycle (3) t Write Cycle Time WC t Chip Enable to End-of-Write EW ...
Page 7
... AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE Symbol Parameter Busy Timing (For Master IDT70121 Only) BUSY t Access Time from Address BAA BUSY ...
Page 8
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND ADDR ' 'A' DATA IN 'A' (1) t APS ADDR 'B' BUSY 'B' DATA OUT 'B' NOTES: ...
Page 9
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDR L and APS CE L BUSY L NOTES: 1. All timing is the same for ...
Page 10
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT TIMING WAVEFORM OF INTERRUPT MODE INTERRUPT SET ADDRESS ADDR 'A' ( 'A' t INS INT 'B' NOTES:. 1. All timing is the same ...
Page 11
... Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70121 RAM the busy pin is an output of the part, and the busy pin is an input of the IDT70125 as shown in Figure 3. ...
Page 12
IDT 70121/70125S/L HIGH-SPEED DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT ORDERING INFORMATION IDT XXXXX A 999 Device Power Speed Type A A Package Process/ Temperature Range Blank 70121 70125 6.10 ...