irs20955 International Rectifier Corp., irs20955 Datasheet
irs20955
Available stocks
Related parts for irs20955
irs20955 Summary of contents
Page 1
... Operates up to 800 kHz • RoHS compliant Description The IRS20955 is a high voltage, high speed MOSFET driver with a floating PWM input designed for Class D audio amplifier applications. Bi-directional current sensing detects over-current conditions during positive and negative load currents without any external shunt resistors ...
Page 2
... Note2: For the rising and falling edges of step signal Note3: V ramps up from 200 V. ss www.irf.com Definition contain internal shunt Zener diodes. Please note that the voltage ratings of these S = 200 V. ss IRS20955(S)PbF . Min. Max. Units -0.3 220 V +0.3 V ...
Page 3
... Note 3: Output logic status may not respond correctly if input pulse width is smaller than the minimum pulse width www.irf.com and COM offset ratings are tested with supplies biased Definition of 0.3 mA – 0.8 mA dictates total external resistor value on V OREF IRS20955(S)PbF =5 mA Min. Max. V +10 ...
Page 4
... S 1.1+ V 1.2+ V CSH 100 70 100 - - > CSH - - > 1 IRS20955(S)PbF Max Units Test Conditions 9 9 µ =200 ...
Page 5
... V and 105 - 90 - 105 - 0.51(V ) 0.57 0.32(V ) 0.36 0.21(V ) 0.23 IRS20955(S)PbF 1 100 100V >V DT1 >V DT2 DT3 ...
Page 6
... High-side floating supply return 13 HO High-side output 14 VB High-side floating supply 15 CSH High-side over-current sensing input, referenced VDD CSD IN VSS NC VREF OCSET DT www.irf.com 1 16 CSH VCC COM IRS20955(S) 16-Lead SOIC (narrow body) IRS20955(S)PbF LO 6 ...
Page 7
... PROTECTION CONTROL www.irf.com FLOATING INPUT UV DETECT INPUT LOGIC HV LEVEL HV SHIFT FLOATING HIGH SIDE LEVEL SHIFT 5V REG DEAD-TIME SD HV LEVEL SHIFT HV LEVEL SHIFT IRS20955(S)PbF CSH UV DETECT VB UV HIGH Q SIDE LEVEL SHIFT VCC UV DETECT LO DT COM LOW SIDE CS OCSET 5.1V REFERENCE ...
Page 8
... Definitions Vth1 CSD HO/ Figure 2. CSD to Shutdown Waveform Definitions www.irf.com ff Figure 3. V 90% Figure 4. V IRS20955(S)PbF Vth OCL VS 90 OCL > Shutdown Waveform TH,OCL S Vth OCH CSH VS 90 OCH > Shutdown ...
Page 9
... Figure 6. Over-Current Protection Timing Chart www.irf.com Over-Current Protection (OCP) The IRS20955S features over-current protection to protect the power MOSFETs during abnormal load conditions. The IRS20955S engages a sequence of events when it detects the over-current condition , CSD and IN DD during high-side or low-side turn on. As soon as either the high-side or low-side current ...
Page 10
... The CSD pin provides five functions. 1. Power up delay timer 2. Self-reset timer 3. Shutdown input 4. Latched protection configuration 5. Shutdown status output (host I/F) Self Reset Protection By putting a capacitor between CSD and VSS, the IRS20955S can reset itself after entering shutdown mode. VDD CSH VB CSD IN HO ...
Page 11
... DT Figure 10. Latched Protection Configuration www.irf.com Interfacing with System Controller The IRS20955S can communicate with an external system controller through a simple interfacing circuit such as the one shown in Figure 11. A generic PNP transistor, shown as U1, can detect the sink current at the CSD pin during an OCP event and output a shutdown signal to an external system controller ...
Page 12
... LO turn on disables over-current detection for 450 ns. The OCSET pin is used to program the threshold for low-side over-current sensing. When the V measured across the low-side MOSFET exceeds the voltage at the OCSET pin with respect COM, the IRS20955S begins the OCP sequence described earlier. www.irf.com R2 CSH UV ...
Page 13
... MOSFET during high-side turn the forward drop voltage of D1 F(D1) will affect DS(ON) Since V drain current I MOSFET. V Note: The reverse blocking diode D1 is forward biased kΩ resistor R1 when the high-side MOSFET is on. IRS20955(S)PbF +B Q1 OUT Q2 -B current sensing is based across the high-side MOFET DS ...
Page 14
... IRS20955 Deadtime Generator Deadtime is a blanking period inserted between high-side turn on and low-side turn on to prevent shoot through. In the IRS20955S, an internal dead- of 100 mΩ. The time generation block allows the user to select the optimum deadtime from a range of preset values. Selecting a preset deadtime through the DT/SD pin voltage can easily be done through an external voltage divider ...
Page 15
... DT2 DT3 DT4 www.irf.com Programming Deadtime The IRS20955S selects the deadtime from a range of preset deadtime values based on the voltage applied at the DT pin. An internal comparator translates the DT input to a predetermined dead- time by comparing the input with internal reference voltages. These internal reference voltages are set ...
Page 16
... DD Figure 19. Boot Strap Supply Pre-charging Start-up Sequence (UVLO) The protection control block in the IRS20955S monitors the status of V both voltage supplies are above the UVLO (under- +B voltage lockout) threshold before beginning normal operation. If either V voltage threshold, LO and HO are disabled in shutdown mode until both V the voltage threshold ...
Page 17
... COM when a negative supply is SS missing in a dual supply configuration. In this case, excessive negative V voltage with respect to COM SS could damage the IRS20955S. Having a diode to clamp potential negative biases recommended to protect the IC. A standard recovery diode with a current rating such as the 1N4002 is sufficient for this purpose ...
Page 18
... LDD logic circuitry P = the power dissipation from the gate drive LO stage equivalent output impedance of HO, O typically 10 Ω for the IRS20955S R = the internal gate resistance of the high- g(int) side MOSFET driver, typically 10 Ω for the IRS20955S R = external gate resistance of the high-side g ...
Page 19
... DIMENSIONING & TOLERANCING PER ANSI Y14.5W-1982 2. CONTROLLING DIMENSION. MILLIMETER 3. DIMENSIONS ARE SHOWN IN MILLIMETER [INCHES] 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AC 5. DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE 6. DIMENSION DOES NOT INCLUDE MOLD PROTUSIONS. MOLD PROTUSIONS SHALL NOT EXCEED 0.15 [.006] www.irf.com 16-Lead SOIC (narrow body) IRS20955(S)PbF 19 ...
Page 20
... Metric Min Max 329.60 330.25 12.976 20.95 21.45 0.824 12.80 13.20 0.503 1.95 2.45 0.767 98.00 102.00 3.858 n/a 22.40 18.50 21.10 0.728 16.40 18.40 0.645 IRS20955(S)PbF Imperial Min Max 0.318 0.161 0.641 0.299 0.260 0.409 n/a 0.062 D A Imperial Min Max 13.001 0.844 0.519 0.096 4.015 n/a 0.881 0.830 ...
Page 21
... WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 Revision History www.irf.com ORDER INFORMATION 16-Lead SOIC IRS20955SPbF 16-Lead SOIC Tape & Reel IRS20955STRPbF This product has been designed and qualified for the industrial level. Qualification standards can be found at Data and specifications subject to change without notice 08/02/2007 IRS20955(S)PbF SO-16 package is MSL3 qualified. IR’ ...