IXDN509 IXYS Corporation, IXDN509 Datasheet
IXDN509
Related parts for IXDN509
IXDN509 Summary of contents
Page 1
... MOSFETs & IGBTs to their minimum switching time and maximum practical frequency limits. The IXDI509 and IXDN509 can source and sink 9 Amps of peak current while producing voltage rise and fall times of less than 30ns. The inputs of the drivers are compatible with TTL or CMOS and are virtually immune to latch up over the entire operating range ...
Page 2
... Figure 1 - IXDI509 Inverting 9A Gate Driver Functional Block Diagram Vcc IN GND Figure 2 - IXDN509 Non-Inverting 9A Gate Driver Functional Block Diagram Vcc IN GND * United States Patent 6,917,227 Copyright © 2007 IXYS CORPORATION All rights reserved IXDI509 / IXDN509 P ANTI-CROSS CONDUCTION CIRCUIT * N P ANTI-CROSS CONDUCTION CIRCUIT * ...
Page 3
... V =18V LOAD CC C =10,000pF V =18V LOAD 18V IXDI509 / IXDN509 (2) Value 4.5V to 30V -55 ° 125 ° C θ (typ) 125 ° C/W (PI) J-A θ (typ) 200 ° C/W (SIA) J-A θ (typ) 125-200 ° C/W (D1) J-A θ (max) 2.0 ° C/W (D1) J-C θ (typ) 6.3 ° C/W ...
Page 4
... PDIP and 8-Lead SOIC are dominated by the J-A by adding connected copper pads or traces on the PCB. These can reduce J-A for DFN on PCB without heatsink or thermal management will J-A for the DFN packages are important to show the low thermal resistance from junction to J-C 4 IXDI509 / IXDN509 o C (3) Min Typ Max Units 2.4 ...
Page 5
... OUT 6 OUT 5 GND IN 1 N/C 2 GND 3 NOTE: Solder tabs on bottom of DFN packages are grounded 5 IXDI509 / IXDN509 8 PIN DIP (PI) 8 PIN SOIC (SIA N ...
Page 6
... Figure 4 - Timing Diagrams Inverting (IXDI509) Timing Diagram 5V 90% 2.5V INPUT 10% 0V VCC 90% OUTPUT 10% 0V Non-Inverting (IXDN509) Timing Diagram 5V 90% INPUT 2.5V 10% 0V Vcc 90% OUTPUT 10% 0V IXYS reserves the right to change limits, test conditions, and dimensions. Copyright © 2007 IXYS CORPORATION All rights reserved ...
Page 7
... Fig 15V 30V 1.5 1 0.5 0 10000 0 7 IXDI509 / IXDN509 Fall Time vs. Supply Voltage Supply Voltage (V) Rise Time vs. Capacitive Load 1000 Load Capacitance (pF) Input Threshold Levels vs. Supply Voltage Positive going input Negative going input ...
Page 8
... Fig 1000pF Fig. 16 1000 100 Input = "1" 0. IXDI509 / IXDN509 Propagation Delay vs. Supply Voltage Rising Input, C LOAD Supply Voltage (V) Propagation Delay vs. Temperature V = 15V C = 1000pF SUPPLY ...
Page 9
... Load Capacitance (pF) Supply Current vs. Capacitive Load Fig 30V SUPPLY 1000 100 10 1 0.1 100 1000 Load Capacitance (pF) IXDI509 / IXDN509 Fig. 18 Supply Current vs. Frequency 2M Hz 100 100kHz 1 10kHz 0.1 0.01 10000 10 Supply Current vs. Frequency Fig. 20 1000 100 ...
Page 10
... Fig. 28 Low State Output Resistance vs. Supply Voltage 1.2 1 0.8 0.6 0.4 0 IXDI509 / IXDN509 Output Sink Current vs. Supply Voltage Supply Voltage (V) Output Sink Current vs. Temperature V = 15V SUPPLY 0 50 100 Temperature ( Supply Voltage (V) 30 ...
Page 11
... In this case, a twisted- pair should be considered, and the return line of each twisted pair should be placed as close as possible to the ground pin of the driver, and connected directly to the ground terminal of the load. IXDI509 / IXDN509 11 ...
Page 12
... 0.137 [3.48] 0.018 [0.47] 0.100 [2.54] 12 IXDI509 / IXDN509 IXYS Corporation 3540 Bassett St; Santa Clara, CA 95054 Tel: 408-982-0700; Fax: 408-496-0670 e-mail: sales@ixys.net www.ixys.com IXYS Semiconductor GmbH Edisonstrasse15 ; D-68623; Lampertheim Tel: +49-6206-503-0; Fax: +49-6206-503627 e-mail: marcom@ixys.de ...