LTC2293 Linear Technology, LTC2293 Datasheet
LTC2293
Available stocks
Related parts for LTC2293
LTC2293 Summary of contents
Page 1
... The LTC 40Msps/25Msps, low power dual 3V A/D converters de- signed for digitizing high frequency, wide dynamic range signals. The LTC2293/LTC2292/LTC2291 are perfect for demanding imaging and communications applications with AC performance that includes 71dB SNR and 85dB SFDR for signals well beyond the Nyquist frequency. ...
Page 2
... Digital Input Voltage .................... –0. Digital Output Voltage ................ –0.3V to (OV Power Dissipation ............................................ 1500mW Operating Temperature Range LTC2293C, LTC2292C, LTC2291C ........... 0°C to 70°C LTC2293I, LTC2292I, LTC2291I ..........–40°C to 85°C Storage Temperature Range ..................–65°C to 125°C Lead Temperature (Soldering, 10 sec).................. 300°C ...
Page 3
... IN 0V < SENSEA, SENSEB < < MODE < V Figure 8 Test Circuit The ● denotes the specifications which apply over the full operating temperature range, = 25° –1dBFS. (Note LTC2293 CONDITIONS MIN TYP 5MHz Input 71.3 ● 12.5MHz Input ● 20MHz Input ● 30MHz Input 69 ...
Page 4
... LTC2293/LTC2292/LTC2291 TER AL REFERE CE CHARACTERISTICS PARAMETER V Output Voltage CM V Output Tempco CM V Line Regulation CM V Output Resistance CM U DIGITAL I PUTS A D DIGITAL OUTPUTS full operating temperature range, otherwise specifications are at T SYMBOL PARAMETER LOGIC INPUTS (CLK, OE, SHDN, MUX) V High Level Input Voltage ...
Page 5
... Note 3: When these pin voltages are taken below GND or above V will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above V Note 3V 65MHz (LTC2293), 40MHz (LTC2292 SAMPLE 25MHz (LTC2291), input range = 2V otherwise noted. ...
Page 6
... DataSheet4U.com –40 –50 –60 –70 –80 –90 –100 –110 –120 FREQUENCY (MHz) 229321 G04 LTC2293: 8192 Point 2-Tone FFT 28.2MHz and 26.8MHz, –1dB Range 65Msps 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 25 ...
Page 7
... DataSheet4U.com LTC2293/LTC2292/LTC2291 W U LTC2293: SFDR vs Input Frequency, –1dB, 2V Range, 65Msps 100 100 150 200 INPUT FREQUENCY (MHz) 229321 G10 LTC2293: SNR vs Input Level 30MHz, 2V Range, 65Msps IN 80 dBFS 70 60 DataSheet4U.com 50 dBc –60 –50 – 40 –30 60 ...
Page 8
... LTC2293/LTC2292/LTC2291 TYPICAL PERFOR A CE CHARACTERISTICS LTC2292: Typical INL, 2V Range, 40Msps 1.00 0.75 0.50 0.25 0 –0.25 –0.50 –0.75 –1.00 0 1024 2048 CODE LTC2292: 8192 Point FFT 30MHz, –1dB, 2V Range, IN 40Msps 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 FREQUENCY (MHz) ...
Page 9
... INPUT LEVEL (dBFS) LTC2291: Typical INL, 2V Range, 25Msps 1.00 0.75 0.50 0.25 0 –0.25 –0.50 –0.75 –1.00 0 1024 2048 CODE DataSheet4U.com LTC2293/LTC2292/LTC2291 W U LTC2292: SNR and SFDR vs Sample Rate, 2V Range 5MHz, –1dB IN 110 SFDR 100 90 80 SNR 70 60 150 200 SAMPLE RATE (Msps) ...
Page 10
... LTC2293/LTC2292/LTC2291 TYPICAL PERFOR A CE CHARACTERISTICS LTC2291: 8192 Point FFT 30MHz, –1dB, 2V Range, IN 25Msps 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 FREQUENCY (MHz) LTC2291: 8192 Point 2-Tone FFT 10.9MHz and 13.8MHz, IN –1dB, 2V Range, 25Msps 0 – ...
Page 11
... CLKB (Pin 9): Channel B Clock Input. The input sample starts on the positive edge. REFLB (Pins 11, 12): Channel B Low Reference. Short together and bypass to Pins 13, 14 with a 0.1µF ceramic DataSheet4U.com LTC2293/LTC2292/LTC2291 W U LTC2291 Sample Rate, VDD 5MHz Sine Wave Input, –1dB ...
Page 12
... LTC2293/LTC2292/LTC2291 CTIO S MUX (Pin 21): Digital Output Multiplexer Control. If MUX is High, Channel A comes out on DA0-DA13, OFA; Channel B comes out on DB0-DB13, OFB. If MUX is Low, the output busses are swapped and Channel A comes out on DB0- DB13, OFB; Channel B comes out on DA0-DA13, OFA. To multiplex both channels onto a single output bus, connect MUX, CLKA and CLKB together ...
Page 13
... INPUT FIRST PIPELINED S/H ADC STAGE – 1.5V CM REFERENCE 2.2µF RANGE SELECT REF SENSE BUF DataSheet4U.com LTC2293/LTC2292/LTC2291 W SECOND PIPELINED THIRD PIPELINED FOURTH PIPELINED ADC STAGE ADC STAGE REFH REFL INTERNAL CLOCK SIGNALS DIFF CLOCK/DUTY REF CYCLE AMP CONTROL REFH REFL 0.1µF CLK DataSheet4U ...
Page 14
... LTC2293/LTC2292/LTC2291 DIAGRA S ANALOG INPUT CLK D0-D11, OF ANALOG INPUT A ANALOG INPUT B CLKA = CLKB = MUX D0A-D11A, OFA D0B-D11B, OFB DataSheet4U.com 14 W Dual Digital Output Bus Timing (Only One Channel is Shown – – – ...
Page 15
... CONVERTER OPERATION As shown in Figure 1, the LTC2293/LTC2292/LTC2291 are dual CMOS pipelined multistep converters. The convert- ers have six pipelined ADC stages; a sampled analog input will result in a digitized value six cycles later (see the Timing Diagram section) ...
Page 16
... SAMPLE/HOLD OPERATION AND INPUT DRIVE Sample/Hold Operation Figure 2 shows an equivalent circuit for the LTC2293/ LTC2292/LTC2291 CMOS differential sample-and-hold. The analog inputs are connected to the sampling capaci- tors (C ...
Page 17
... Poor matching will result in higher even order harmonics, especially the second. Input Drive Circuits Figure 3 shows the LTC2293/LTC2292/LTC2291 being driven transformer with a center tapped second- ary. The secondary center tap is DC biased with V setting the ADC input signal at its optimum DC level. ...
Page 18
... ARE 0402 PACKAGE SIZE Figure 8. Recommended Front End Circuit for Input Frequencies Above 300MHz LTC2293 LTC2292 LTC2291 – 229321 F06 LTC2293 LTC2292 LTC2291 DataShee – 229321 F07 LTC2293 LTC2292 LTC2291 – 229321 F08 ...
Page 19
... U U APPLICATIO S I FOR ATIO Reference Operation Figure 9 shows the LTC2293/LTC2292/LTC2291 refer- ence circuitry consisting of a 1.5V bandgap reference, a difference amplifier and switching and control circuit. The internal voltage reference can be configured for two pin selectable input ranges of 2V (±1V differential (± ...
Page 20
... For the ADC to operate properly, the CLK signal should have a 50% (±5%) duty cycle. Each half cycle must have at least 7.3ns (LTC2293), 11.8ns (LTC2292), and 18.9ns (LTC2291) for the ADC internal circuitry to have enough settling time for proper operation. ...
Page 21
... DD from the digital outputs. Data Format Using the MODE pin, the LTC2293/LTC2292/LTC2291 parallel digital output can be selected for offset binary or 2’s complement format. Note that MODE controls both Channel A and Channel B. Connecting MODE to GND or 1/3V selects straight binary output format ...
Page 22
... Heat Transfer Most of the heat generated by the LTC2293/LTC2292/ LTC2291 is transferred from the die through the bottom- side exposed pad and package leads onto the printed circuit board. For good electrical and thermal perfor- mance, the exposed pad should be soldered to a large grounded pad on the PC board ...
Page 23
... U U APPLICATIO S I FOR ATIO DataSheet4U.com LTC2293/LTC2292/LTC2291 W U DataSheet4U.com DataShee 229321f 23 ...
Page 24
... LTC2293/LTC2292/LTC2291 U U APPLICATIO S I FOR ATIO DataSheet4U.com Silkscreen Top DataSheet4U.com Top Side DataShee 229321f ...
Page 25
... U U APPLICATIO S I FOR ATIO DataSheet4U.com LTC2293/LTC2292/LTC2291 W U Inner Layer 2 GND DataSheet4U.com Inner Layer 3 Power DataShee 229321f 25 ...
Page 26
... LTC2293/LTC2292/LTC2291 U U APPLICATIO S I FOR ATIO DataSheet4U.com Bottom Side DataSheet4U.com DataShee 229321f ...
Page 27
... MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT 4. EXPOSED PAD SHALL BE SOLDER PLATED 5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 6. DRAWING NOT TO SCALE DataSheet4U.com LTC2293/LTC2292/LTC2291 U UP Package 64-Lead Plastic QFN (9mm × 9mm) (Reference LTC DWG # 05-08-1705) 0.70 ± ...
Page 28
... LTC2293/LTC2292/LTC2291 RELATED PARTS PART NUMBER DESCRIPTION LTC1403A/LTC1403 14-Bit/12-Bit 2.8Msps Serial ADC LTC1407A/LTC1407 14-Bit/12-Bit 3Msps, Simultaneous Sampling Serial ADC LTC1749 12-Bit, 80Msps Wideband ADC LTC1750 14-Bit, 80Msps Wideband ADC LTC2225 12-Bit, 10Msps ADC LTC2226 12-Bit, 25Msps ADC LTC2227 12-Bit, 40Msps ADC ...