nb7l111m ON Semiconductor, nb7l111m Datasheet

no-image

nb7l111m

Manufacturer Part Number
nb7l111m
Description
2.5v / 3.3v, 6.125gb/s 1 10 Differential Clock/data Driver With Cml Output
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
nb7l111mMNG
Manufacturer:
ON Semiconductor
Quantity:
15
Part Number:
nb7l111mMNG
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
nb7l111mMNR2G
Manufacturer:
ON/安森美
Quantity:
20 000
NB7L111M
2.5V / 3.3V, 6.125Gb/s 1:10
Differential Clock/Data
Driver with CML Output
Description
driver, designed with clock/data distribution in mind. It accepts two
clock/data sources into multiplexer input and reproduces ten identical
CML differential outputs. This device is ideal for clock/data
distribution across the backplane or a board, and redundant clock
switchover applications.
external reference voltage is provided). Differential inputs incorporate
internal 50 W termination resistors and accept Negative ECL (NECL),
Positive ECL (PECL), LVCMOS, LVTTL, CML, or LVDS (using
appropriate power supplies). The differential 16 mA CML output
provides matching internal 50 W termination, and 400 mV output
swing when externally terminated 50 W to V
3.3 V $5% supply and is guaranteed over the full industrial
temperature range of -40°C to +85°C. This device is packaged in a
low profile 8x8 mm, QFN-52 package with 0.5 mm pitch (see
package dimension on the back of the datasheet).
at www.onsemi.com.
Features
*For additional information on our Pb-Free strategy and soldering details, please
© Semiconductor Components Industries, LLC, 2007
May, 2007 - Rev. 2
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
The NB7L111M is a low skew 1–to–10 differential clock/data
The input signals can be either differential or single–ended (if the
The NB7L111M operates from a 2.5 V $5% supply or a
Application notes, models, and support documentation are available
Maximum Input Clock Frequency > 5.5 GHz Typical
Maximum Input Data Rate > 6.125 Gb/s Typical
< 0.5 ps Maximum Clock RMS Jitter
< 15 ps Maximum Data Dependent Jitter at 3.125 Gb/s
50 ps Typical Rise and Fall Times
240 ps Typical Propagation Delay
2 ps Typical Duty Cycle Skew
10 ps Typical Within Device Skew
15 ps Typical Device-to-Device Skew
Operating Range: V
400 mV Differential CML Output Swing
50 W Internal Input and Output Termination Resistors
Pb-Free Packages are Available*
CC
= 2.5 V $5 and 3.3 V $5
CC .
1
See detailed ordering and shipping information in the package
dimensions section on page 12 of this data sheet.
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
A
WL
YY
WW
G
MARKING DIAGRAM*
http://onsemi.com
http://onsemi.com
1
52
CASE 485M
MN SUFFIX
AWLYYWWG
= Assembly Site
= Wafer Lot
= Year
= Work Week
= Pb-Free Package
QFN-52
1
NB7L
111M
Publication Order Number:
52
NB7L111M/D

Related parts for nb7l111m

nb7l111m Summary of contents

Page 1

... The differential 16 mA CML output provides matching internal 50 W termination, and 400 mV output swing when externally terminated The NB7L111M operates from a 2.5 V $5% supply or a 3.3 V $5% supply and is guaranteed over the full industrial temperature range of -40°C to +85°C. This device is packaged in a low profile 8x8 mm, QFN-52 package with 0 ...

Page 2

... VTCLK0 VTCLK1 50 W CLK1 CLK1 50 W VTCLK1 VTSEL SEL SEL VTSEL Figure 2. Logic Diagram Table 1. FUNCTION TABLE SEL LOW HIGH NB7L111M QFN52 0 1 SEL CLK0/CLK0 CLK1/CLK1 HIGH ON OFF LOW OFF ON http://onsemi.com ...

Page 3

... CML output requires 50 W receiver termination resistor the differential configuration when the input termination pin (VTCLK, VTCLK) are connected to a common termination voltage or left open, and if no signal is applied on CLK and CLK then the device will be susceptible to self-oscillation. NB7L111M I/O - Positive supply voltage ...

Page 4

... Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 4. Maximum Ratings are those values beyond which device damage may occur. 5. JEDEC standard multilayer board - 1S2P (1 signal, 2 power). NB7L111M Characteristics R1 Human Body Model ...

Page 5

... Input and output parameters vary 1:1 with applied to the complementary input when operating in single-ended mode (MIN) varies 1:1 with (MAX) varies 1:1 with V CMR EE CMR NB7L111M = 2.375 V 2.625 V and 3.135 V to 3.465 2.375 V to 2.625 3.135 V to 3.465 2.375 V to 2.625 V ...

Page 6

... Additive RMS jitter with 50% duty cycle clock signal. 14. Additive peak-to-peak data dependent jitter with input NRZ data at PRBS 2 15. Device-to-device skew is measured between outputs under identical transition and conditions @ 1 GHz. NB7L111M = 2.375 V to 2.625 V and 3.135 V to 3.465 -40 ° ...

Page 7

... Figure 5. Output Voltage Amplitude vs. Input Clock Frequency and Temperature (V = 400 mV; V inpp CC 280 270 260 250 240 230 220 210 200 -40 Figure 7. Propagation Delay versus Temperature NB7L111M 400 350 -40 300 250 85 200 150 100 5.5 6 6.5 Figure 4. Output Voltage Amplitude vs. Input = 3 ...

Page 8

... TIME (22.1 ps/div) Figure 8. Typical Output Waveform at 3.125 Gb/s with PRBS 2 Device DDJ=16ps TIME (22.1 ps/div) Figure 9. Typical Output Waveform at 5 Gb/s with PRBS 2 Device DDJ=12ps TIME (22.1 ps/div) Figure 10. Typical Output Waveform at 6.125 Gb/s with PRBS 2 NB7L111M mV-left and 400 mV-right) inpp TIME (22.1 ps/div ...

Page 9

... CLK V th Figure 13. Differential Input Driven Single-Ended thmax IHmax V ILmax IHmin V thmin V ILmin GND Figure 15. V Diagram th NB7L111M V INPP V OUTPP t PHL t PLH CMmax V CMR V CMmax GND http://onsemi.com (CLK ...

Page 10

... Bias VTCLK0, VTCLK0, VTSEL, VTSEL and VTCLK1, VTCLK1 inputs within (VCMR) Common Mode Range. RSECL, LVPECL Standard ECL termination techniques. See AND8020. LVTTL, LVCMOS An external voltage should be applied to the unused complementary differential input. Nominal voltage 1.5 V for LVTTL and V NB7L111M Figure 17 ...

Page 11

... Application Information All NB7L111M inputs can accept PECL, CML, LVTTL, LVCMOS and LVDS signal levels. The limitations for differential input signal (LVDS, PECL, or CML) are 50 W CML NB7L111M PECL Driver Recommended R Values 5.0 V 290 W V 3.3 V 150 ...

Page 12

... Figure 21. LVCMOS/LVTTL to CML Receiver Interface ORDERING INFORMATION Device NB7L111MMN NB7L111MMNG NB7L111MMNR2 NB7L111MMNR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. NB7L111M Z No Connect No Connect V REF Package QFN-52 QFN-52 ...

Page 13

... BETWEEN 0.25 AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A2 0.60 0.80 A3 0.20 REF b 0.18 0.30 D 8.00 BSC D2 6.50 6.80 E 8.00 BSC E2 6.50 6.80 e 0.50 BSC K 0.20 --- L 0.30 0.50 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NB7L111M/D ...

Related keywords