ncv4275a ON Semiconductor, ncv4275a Datasheet
ncv4275a
Available stocks
Related parts for ncv4275a
ncv4275a Summary of contents
Page 1
... The NCV4275A is available in the DPAK and 2 D PAK surface mount packages. The output is stable over a wide output capacitance and ESR range. The NCV4275A is pin for pin compatible with NCV4275. Features • 5.0 V and 3.3 V, ±2% Output Voltage Options • ...
Page 2
PIN FUNCTION DESCRIPTION Pin # Symbol Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ ...
Page 3
OPERATING RANGE Input Voltage Operating Range, 5.0 V Output Input Voltage Operating Range, 3.3 V Output Junction Temperature LEAD TEMPERATURE SOLDERING REFLOW AND MSL Lead Free, 60 sec−150 sec above 217°C Moisture Sensitivity Level THERMAL CHARACTERISTICS Characteristic DPAK 5−PIN PACKAGE ...
Page 4
ELECTRICAL CHARACTERISTICS Characteristic Symbol Output Output Voltage V Q Output Voltage V Q Output Current Limitation I Q Quiescent Current − Dropout Voltage V dr Load Regulation DV Q Line Regulation ...
Page 5
TYPICAL PERFORMANCE CHARACTERISTICS 5.0 V Version 10 Stable ESR Region 0.1 0.01 0 100 200 I , OUTPUT CURRENT (mA) Q Figure 2. Output Stability with Output Capacitor ESR 100 10 1 Stable ESR ...
Page 6
TYPICAL PERFORMANCE CHARACTERISTICS 5.0 V Version 6 25° 5.0 4.0 3.0 2.0 1.0 0 INPUT VOLTAGE (V) I Figure 8. Output Voltage V vs. Input Voltage ...
Page 7
TYPICAL PERFORMANCE CHARACTERISTICS 5.0 V Version 3 13 25° 3.0 2.5 2.0 1.5 1.0 0.5 0 OUTPUT CURRENT (mA) Q Figure 14. Current Consumption I Output ...
Page 8
TYPICAL PERFORMANCE CHARACTERISTICS 5.0 V Version 2.0 1 1.6 1.4 1.2 1.0 0.8 0.6 0 0.2 0.0 − JUNCTION TEMPERATURE (°C) J Figure 20. Delay Switching Threshold V Temperature T 700 ...
Page 9
... Circuit Description The NCV4275A is an integrated low dropout regulator that provides 5 3.3 V, 450 mA protected output and a signal for power on reset. The regulation is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible drop out voltage and best possible temperature stability ...
Page 10
Reset Reset Delay Time Reaction Time V RO Power−on−Reset Thermal Shutdown < Reset Reaction Time Voltage Dip Undervoltage Secondary at Input Spike Figure 24. Reset Timing http://onsemi.com Q,rt t Reset Charge ...
Page 11
... R qJA R are functions of the package type, heatsink and the (2) qSA interface between them. These values appear in heatsink data sheets of heatsink manufacturers. Thermal, mounting, and heatsinking considerations are discussed in the ON Semiconductor application note AN1040/ http://onsemi.com 11 : ...
Page 12
... Thermal Model A discussion of thermal modeling is in the ON Semiconductor web site: http://www.onsemi.com/pub/collateral/BR1487−D.PDF. Table 1. DPAK 5−Lead Thermal RC Network Models Drain Copper Area (1 oz thick) 168 mm (SPICE Deck Format) 168 mm C_C1 Junction Gnd 1.00E−06 C_C2 node1 Gnd 1.00E−05 C_C3 ...
Page 13
Table 2. D PAK 5−Lead Thermal RC Network Models Drain Copper Area (1 oz thick) 241 mm (SPICE Deck Format) 241 mm C_C1 Junction Gnd 1.00E−06 C_C2 node1 Gnd 1.00E−05 C_C3 node2 Gnd 6.00E−05 C_C4 node3 Gnd 1.00E−04 C_C5 ...
Page 14
COPPER AREA (mm Figure 28. qJA vs. Copper Spreader Area, DPAK 5−Lead 100 10 ...
Page 15
Duty Cycle 20 1.0 1% 0.1 Non−normalized Response 0.01 0.0000001 0.000001 0.00001 0.0001 Figure 32. Duty Cycle for 1” Spreader Boards, DPAK 5−Lead 100 50% Duty Cycle 20 1.0 1% ...
Page 16
... A global pin carries a signal or power which enters or leaves the application board local pin carries a signal or power which does not leave the application board. It remains on the application board as a signal between two components 100 NCV4275A VOUT ...
Page 17
... FREQUENCY (MHz) Figure 37. Typical R Pin Susceptibility O ORDERING INFORMATION Device NCV4275ADS50G NCV4275ADS50R4G NCV4275ADT50RKG NCV4275ADS33G NCV4275ADS33R4G NCV4275ADT33RKG †For information on tape and reel specifications,including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/ Pass 33 dBm ...
Page 18
... 0.13 (0.005) M 5.8 0.228 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS DPAK 5, CENTER LEAD CROP DT SUFFIX CASE 175AA−01 ISSUE A −T− SEATING PLANE E R1 ...
Page 19
... P 0.058 0.078 1.473 1.981 R 5 REF _ 5 REF _ S 0.116 REF 2.946 REF U 0.200 MIN 5.080 MIN V 0.250 MIN 6.350 MIN 1.016 0.04 mm inches ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your loca Sales Representative NCV4275A/D ...