NM93CS06 Fairchild, NM93CS06 Datasheet
NM93CS06
Related parts for NM93CS06
NM93CS06 Summary of contents
Page 1
... CMOS process for high reliability, high endurance and low power consumption. “LZ” and “L” versions of NM93CS06 offer very low standby current making them suitable for low power applications. This device is offered in both SO and TSSOP packages for small space considerations. ...
Page 2
... NM93CS06 Rev. F PRE GND CS Chip Select SK Serial Data Clock DI Serial Data Input DO Serial Data Output GND Ground PE Program Enable PRE Protect Register Enable V Power Supply CC E XXX Letter Description N 8-pin DIP M8 8-pin SO ...
Page 3
... PREH t DI Hold Time DIH t Output Delay Status Valid Hi Write Cycle Time WP NM93CS06 Rev. F.2 (Note 1) -65°C to +150°C Ambient Operating Temperature NM93CS06 +6.5V to -0.3V NM93CS06E NM93CS06V +300°C Power Supply ( 2000V V = 4.5V to 5.5V unless otherwise specified SK=1 ...
Page 4
... MHz (Note Output Capacitance OUT C Input Capacitance IN 2.7V ≤ V ≤ 5.5V 0.3V/1.8V CC (Extended Voltage Levels) 4.5V ≤ V ≤ 5.5V 0.4V/2.4V CC (TTL Levels) NM93CS06 Rev. F.2 (Note 1) -65°C to +150°C Ambient Operating Temperature NM93CS06L/LZ +6.5V to -0.3V NM93CS06LE/LZE NM93CS06LV/LZV +300°C Power Supply ( 2000V V = 2.7V to 5.5V unless otherwise specified SK=1.0 MHz ...
Page 5
... This is a 6-bit field and should immediately follow the Opcode bits. In NM93CS06, only the LSB 4 bits are used for address decoding during READ, WRITE and PRWRITE instructions. During these instructions (READ, WRITE and PRWRITE), the MSB 2 bits are " ...
Page 6
... Write Disable (WDS) instruction is executed completely removed from CC NM93CS06 Rev. F.2 the part. Input information (Start bit, Opcode and Address) for this WEN instruction should be issued as listed under Table1. The device becomes write-enabled at the end of this cycle when the CS signal is brought low ...
Page 7
... Refer Protect Register Read cycle diagram. Though the content of this register is 6-bit wide, only the last 4 bits (LSB) are valid for NM93CS06 device. This instruction is required to enable PRCLEAR, PRWRITE and PRDS instructions and should be executed prior to executing PRCLEAR, PRWRITE and PRDS instructions ...
Page 8
... The Protect Register is permanently write-protected at the end of this cycle. Refer Protect Register Disable cycle diagram. NM93CS06 Rev. F.2 When programming is in progress, the Data-Out pin will display the programming status as either BUSY (low) or READY (high) when CS is brought high (DO output will be tri-stated when CS is ...
Page 9
... Address bits patter n -> x-x-A3-A2-A1-A0; (x -> Don't Care, can 1); (A3-A0 -> User defined) SEQUENTIAL READ CYCLE (PRE = PRE Star t Opcode Bit Bits(2) DO 93CS06: Address bits patter n -> x-x-A3-A2-A1-A0; (x -> Don't Care, can 1); (A3-A0 -> User defined) NM93CS06 Rev. F SKH SKL t DIH Valid Input ...
Page 10
... > > > > NM93CS06 Rev. F ...
Page 11
... Of the 6-bit output data(D5-D0), only are valid and they correspond respectively. PROTECT REGISTER ENABLE CYCLE (PREN) PRE Star t Bit DO 93CS06: Address bits patter n -> 1-1-x-x-x-x; (x -> Don't Care, can NM93CS06 Rev. F D15 D14 Opcode Address Bits(2) Bits(6) High - Z -> ...
Page 12
... Star t Bit DO 93CS06: Address bits patter n -> x-x-A3-A2-A1-A0; (x -> Don't Care, can 1); (A3-A0 -> User defined) PROTECT REGISTER DISABLE CYCLE (PRDS) PRE Star t Bit DO 93CS06: Address bits patter n -> 0-0-0-0-0-0 NM93CS06 Rev. F Opcode Address Bits(2) Bits(6) High - Z t ...
Page 13
... CLEARING READY STATUS PRE High - Z DO Note: This Star t bit can also be par next instr uction. Hence the cycle can be continued(instead of getting ter minated, as shown new instr uction is being issued. NM93CS06 Rev. F.2 Star t Bit High - Z Ready Busy www.fairchildsemi.com ...
Page 14
... All lead tips Typ. All Leads NM93CS06 Rev. F.2 0.189 - 0.197 (4.800 - 5.004 0.228 - 0.244 (5.791 - 6.198 Lead #1 IDENT 0.053 - 0.069 (1.346 - 1.753) 8° ...
Page 15
... Pin #1 IDENT 0.0433 Max (1.1) 0.0256 (0.65) Typ. Notes: Unless otherwise specified 1. Reference JEDEC registration MO153. Variation AA. Dated 7/93 NM93CS06 Rev. F.2 5 0.169 - 0.177 (4.30 - 4.50) (1.78) Typ (0.42) Typ Land pattern recommendation 4 See detail A 0.002 - 0.006 (0.05 - 0.15) 0.0075 - 0.0098 (0.19 - 0.30) 0°-8° DETAIL A Typ. Scale: 40X ...
Page 16
... English Français Italiano Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. NM93CS06 Rev. F.2 0.373 - 0.400 (9.474 - 10.16) 0.090 (2.286) ...