SN74LS74 ON Semiconductor, SN74LS74 Datasheet

no-image

SN74LS74

Manufacturer Part Number
SN74LS74
Description
LOW POWER SCHOTTKY
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SN74LS74A
Manufacturer:
TI
Quantity:
946
Part Number:
SN74LS74AD
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
SN74LS74ADR
Manufacturer:
LT
Quantity:
12 000
Part Number:
SN74LS74ADR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
SN74LS74AJ
Quantity:
260
Part Number:
SN74LS74AJ
Quantity:
5 510
Part Number:
SN74LS74AN
Manufacturer:
Texas Instruments
Quantity:
42 000
Part Number:
SN74LS74AN
Manufacturer:
TI
Quantity:
20 000
Part Number:
SN74LS74ANS
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
SN74LS74ANSR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
SN74LS74ANSR
Quantity:
350
Part Number:
SN74LS74N
Manufacturer:
ST
0
SN74LS74A
Dual D-Type Positive
Edge-Triggered Flip-Flop
TTL circuitry to produce high speed D-type flip-flops. Each flip-flop
has individual clear and set inputs, and also complementary Q and Q
outputs.
positive-going edge of the clock pulse. Clock triggering occurs at a
voltage level of the clock pulse and is not directly related to the
transition time of the positive-going pulse. When the clock input is at
either the HIGH or the LOW level, the D input signal has no effect.
*
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Don’t Care
l, h (q) = Lower case letters indicate the state of the referenced input
i, h (q) =
GUARANTEED OPERATING RANGES
December, 1999 – Rev. 6
MODE SELECT – TRUTH TABLE
Symbol
Set
Reset (Clear)
*Undetermined
Load “1” (Set)
Load “0” (Reset)
The SN74LS74A dual edge-triggered flip-flop utilizes Schottky
Information at input D is transferred to the Q output on the
Semiconductor Components Industries, LLC, 1999
OPERATING MODE
OPERATING MODE
Both outputs will be HIGH while both S
states are unpredictable if S
at the set and clear are near V
the minimum level for V
V
I
I
T
OH
OL
CC
A
(or output) one set-up time prior to the HIGH to LOW clock transition.
Supply Voltage
Operating Ambient
Output Current – High
Output Current – Low
Temperature Range
Parameter
OH
.
S
D
H
H
H
L
L
D
IL
and C
maximum then we cannot guarantee to meet
INPUTS
D
S
go HIGH simultaneously. If the levels
H
H
H
L
L
D
D
4.75
Min
and C
0
D
D
X
X
X
h
l
Typ
are LOW, but the output
5.0
25
Q
H
H
H
Max
5.25
– 0.4
L
L
OUTPUTS
8.0
70
1
Unit
mA
mA
Q
H
H
H
L
L
V
C
SN74LS74AN
SN74LS74AD
Device
ORDERING INFORMATION
14
http://onsemi.com
SCHOTTKY
14
1
14 Pin DIP
POWER
CASE 751A
Package
CASE 646
N SUFFIX
D SUFFIX
PLASTIC
14 Pin
LOW
SOIC
Publication Order Number:
1
2500/Tape & Reel
2000 Units/Box
SN74LS74A/D
Shipping

Related parts for SN74LS74

SN74LS74 Summary of contents

Page 1

... SN74LS74A Dual D-Type Positive Edge-Triggered Flip-Flop The SN74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse ...

Page 2

... SN74LS74A LOGIC DIAGRAM (Each Flip-Flop) SET ( (10) CLEAR (CD) 1 (13) CLOCK 3 (11 (12) LOGIC SYMBOL PIN 14 CC GND = PIN 7 http://onsemi.com ( ( ...

Page 3

... Clock Clear Set to Output t PHL AC SETUP REQUIREMENTS ( Symbol Parameter t Clock W (H) t Clear, Set W (L) Data Setup Time — HIGH Data Setup Time — LOW t Hold Time h SN74LS74A Limits Min Typ Max Unit 2.0 V 0.8 V – 0.65 – 1.5 V 2.7 3.5 V 0.25 0.4 V 0.35 0 ...

Page 4

... SN74LS74A AC WAVEFORMS 1 h(L) t s(L) t W(H) 1 MAX t PHL Q 1 PLH 1 *The shaded areas indicate when the input is permitted to change for predictable output performance. Figure 1. Clock to Output Delays, Data Set-Up and Hold Times, Clock Pulse Width t W SET 1.3 V 1.3 V CLEAR t PLH 1 ...

Page 5

... –T– SEATING PLANE 0.13 (0.005) SN74LS74A PACKAGE DIMENSIONS N SUFFIX PLASTIC PACKAGE CASE 646–06 ISSUE M NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN B FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. ...

Page 6

... –T– K SEATING PLANE 0.25 (0.010 SN74LS74A PACKAGE DIMENSIONS D SUFFIX PLASTIC SOIC PACKAGE CASE 751A–03 ISSUE 0.25 (0.010 http://onsemi.com 6 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14 ...

Page 7

... Notes SN74LS74A http://onsemi.com 7 ...

Page 8

... Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5487–8345 Email: r14153@onsemi.com Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 8 SN74LS74A/D ...

Related keywords