PIC16F506-I/ST Microchip Technology, PIC16F506-I/ST Datasheet
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16F506-I/ST
Specifications of PIC16F506-I/ST
Available stocks
Related parts for PIC16F506-I/ST
PIC16F506-I/ST Summary of contents
Page 1
... PIC16F506 1.0 PROGRAMMING THE PIC16F506 The PIC16F506 is programmed using a serial method. The Serial mode will allow the PIC16F506 to be programmed while in the user’s system. This allows for increased design flexibility. This specification applies to PIC16F506 devices in all packages ...
Page 2
... Legend Input Output Power Note 1: In the PIC16F506, the programming high voltage is internally generated. To activate the Program/Verify mode, V (see Table 6-1) needs to be applied to the MCLR input. PP DS41258C-page 2 During Programming Pin Type Pin Description I Clock input – Schmitt Trigger input I/O Data input/output – ...
Page 3
... MEMORY MAPPING 2.1 User Program Memory Map The user memory space extends from (0x000-0x3FF) on the PIC16F506. In Program/Verify mode, the program memory space extends from (0x000-0x7FF). The first half, (0x000-0x3FF), is user program memory. The second half, (0x400-0x7FF), is configuration memory. The PC will increment from (0x000 to 0x3FF), then to 0x400 (not to 0x000) ...
Page 4
... Data is transferred LSb first. During Read commands, in which the data is output from the PIC16F506, the ICSPDAT pin transitions from the high-impedance input state to the low-impedance output state at the rising edge of the second data clock (first clock edge after the Start cycle). The ICSPDAT pin returns to the high-impedance state at the rising edge of the 16th data clock (first edge of the Stop cycle) ...
Page 5
... READ DATA FROM PROGRAM MEMORY COMMAND ICSPCLK ICSPDAT T 1 SET 2010 Microchip Technology Inc DLY LSb strt_bit DLY 1 HLD T 2 DLY strt_bit LSb T 1 DLY T 1 HLD Input PIC16F506 MSb stp_bit T 1 SET -+T 1 HLD DLY stp_bit MSb Input Output DS41258C-page 5 ...
Page 6
... PIC16F506 3.1.2.3 Increment Address The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 3- not possible to decrement the address counter. To reset this counter, the user must either exit and re-enter Program/Verify mode or increment the PC from 0x7FF to 0x000. FIGURE 3-4: ...
Page 7
... OSCCAL bits into computer/ programmer temporary memory. 2. Enter Program/Verify mode. 3. Increment PC to 0x400 (first user ID location). 4. Perform a Bulk Erase command. 5. Wait T to complete Bulk Erase. ERA 6. Restore OSCCAL bits. 7. Restore backup OSCCAL bits. PIC16F506 DIS Next Command 1 2 DS41258C-page 7 ...
Page 8
... PIC16F506 TABLE 3-2: BULK ERASE RESULTS Program Memory Space PC = Program Memory Configuration Word or E Program Memory Space First User ID Location E Legend Erased Unaffected FIGURE 3-7: BULK ERASE PROGRAM MEMORY COMMAND 1 2 ICSPCLK 1 ICSPDAT T 1 SET T HLD DS41258C-page 8 Configuration Memory Space Configuration ...
Page 9
... Microchip Technology Inc. Start Enter Programming Mode No Increment PC = 0x3FF? Address Yes Read Calibration Bits and Save in Computer/Programmer Temp. Memory No Increment PC = 0x404? Address Yes Read Backup OSCCAL Calibration Bits and Save in Computer/Programmer Temp. Memory Exit Programming Mode Done PIC16F506 DS41258C-page 9 ...
Page 10
... PIC16F506 FIGURE 3-9: RESTORING/PROGRAMMING THE OSCCAL CALIBRATION BITS Increment Address Increment Address DS41258C-page 10 Start Enter Programming Mode 0x3FF? Yes Read Calibration Bits from Computer/Programmer Temp. Memory Write Calibration Bits back as the operand of a MOVLW instruction to 0x3FF 0x404? Yes Read Backup OSCCAL ...
Page 11
... FIGURE 3-10: PROGRAM FLOWCHART – PIC16F506 PROGRAM MEMORY Start Read and save OSCCAL bits Figure 3-8 ( Enter Programming Mode PC = 0x7FF (Config Word) Increment Address Bulk Erase Device One Word Program Cycle Read Data from Program Memory Data Correct? Yes No Increment All Programming ...
Page 12
... PIC16F506 FIGURE 3-11: PROGRAM FLOWCHART – PIC16F506 CONFIGURATION MEMORY Start Enter Programming Mode PC = 0x7FF (Config Word) Load Data Command One-Word Programming Cycle (see Figure 3-10) Read Data Command Data No Correct ? Yes Increment Address Command No Address = 0x400? Yes Load Data Command One-Word ...
Page 13
... PROGRAM FLOWCHART – ERASE PROGRAM MEMORY, CONFIGURATION WORD Start Read and save OSCCAL bits Figure 3 Enter Program/Verify mode PC = 0x7FF (Config Word) 2010 Microchip Technology Inc. PIC16F506 Bulk Erase Device Wait T ERA Restore OSCCAL Bits ( Figure 3-9 ) Exit Programming Mode Done DS41258C-page 13 ...
Page 14
... PIC16F506 FIGURE 3-13: PROGRAM FLOWCHART – ERASE PROGRAM MEMORY, CONFIGURATION WORD AND USER ID Start Increment PC DS41258C-page 14 Read and save OSCCAL bits Figure 3 Enter Program/Verify mode PC = 0x7FF (Config Word 0x400? (First User ID) Yes Bulk Erase Device OSCCAL bits Wait T ERA Exit Programming ...
Page 15
... CONFIGURATION WORD The PIC16F506 has several Configuration bits. These bits can be programmed (reads ‘0’) or left unchanged (reads ‘1’), to select various device configurations. REGISTER 4-1: CONFIGURATION WORD – PIC16F506 — — — — bit 11 Legend Readable bit W = Writable bit -n = Value at POR ‘ ...
Page 16
... PIC16F506 5.0 CODE PROTECTION For the PIC16F506, once code protection is enabled, program memory locations 0x040-0x3FE inclusive, read all ‘0’s. Program memory locations 0x000-0x03F and 0x3FF are always unprotected. The user ID locations, backup OSCCAL location and the Configura- tion Word read out in an unprotected fashion ...
Page 17
... TABLE 5-1: CHECKSUM COMPUTATIONS – PIC16F506 Device Code-Protect PIC16F506 OFF SUM[0x000:0x3FE] + CFGW & 0x07F ON SUM[0x00:0x3F] + CFGW & 0x07F + SUM_ID Legend: CFGW = Configuration Word SUM[a:b] = [Sum of locations inclusive] SUM_ID = User ID locations masked by 0xF then made into a 16-bit value with ID0 as the Most Significant nibble. ...
Page 18
... PIC16F506 6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS TABLE 6-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE AC/DC CHARACTERISTICS Sym. Characteristics General V V level for programming operations, DDPROG DD program memory V V level for Bulk Erase operations, program DDERA DD memory I I level for programming operations, program ...
Page 19
... REVISION HISTORY Revision C (02/2010) Revised Section 1.1; Added QFN pin diagram; Revised Note 1, Table 1-1; Revised Section 3.1, 1st para; Added Revision History. 2010 Microchip Technology Inc. PIC16F506 DS41258C-page 19 ...
Page 20
... PIC16F506 NOTES: DS41258C-page 20 2010 Microchip Technology Inc. ...
Page 21
... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 22
... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 2010 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...