PIC16F684-I/ST Microchip Technology, PIC16F684-I/ST Datasheet - Page 76

• Manufacturer Part Number: PIC16F684-I/ST
• Description: IC PIC MCU FLASH 2KX14 14TSSOP
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F684-I/ST

• Program Memory Type: FLASH
• Program Memory Size: 3.5KB (2K x 14)
• Package / Case: 14-TSSOP
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 12
• Eeprom Size: 256 x 8
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 128 B
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 12
• Number Of Timers: 3
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT14SS-1 - SOCKET TRANSITION 14DIP/14SSOP
• Connectivity: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC16F684
10.5
There are conditions when the user may not want to
write to the data EEPROM memory. To protect against
spurious EEPROM writes, various mechanisms have
been built in. On power-up, WREN is cleared. Also, the
Power-up
EEPROM write.
The write initiate sequence and the WREN bit together
help prevent an accidental write during:
• Brown-out
• Power Glitch
• Software Malfunction
TABLE 10-1:
0Bh/8Bh
0Ch
8Ch
9Ah
9Bh
9Ch
9Dh
Legend:
Note 1:
DS41202C-page 74
Address
Protection Against Spurious Write
INTCON
PIR1
PIE1
EEDAT
EEADR
EECON1
EECON2
x = unknown, u = unchanged, — = unimplemented read as ‘0’, q = value depends upon condition.
Shaded cells are not used by data EEPROM module.
EECON2 is not a physical register.
Name
Timer
REGISTERS/BITS ASSOCIATED WITH DATA EEPROM
(1)
EEDAT7 EEDAT6 EEDAT5 EEDAT4 EEDAT3 EEDAT2 EEDAT1 EEDAT0 0000 0000 0000 0000
EEADR7 EEADR6 EEADR5 EEADR
EEPROM Control register 2
(64 ms
EEIF
EEIE
Bit 7
GIE
—
ADIE
Bit 6
PEIE
ADIF
duration)
—
CCP1IE
CCP1IF
Bit 5
T0IE
—
prevents
Preliminary
INTE
C2IE
Bit 4
C2IF
—
EEADR
WRERR
RAIE
Bit 3
C1IF
C1IE
10.6
Data memory can be code-protected by programming
the CPD bit in the Configuration Word register
(Register 12-1) to ‘0’.
When the data memory is code-protected, the CPU is
able to read and write data to the data EEPROM. It is
recommended to code-protect the program memory
when code-protecting data memory. This prevents
anyone from programming zeroes over the existing
code (which will execute as NOPs) to reach an added
routine, programmed in unused program memory,
which
Programming unused locations in program memory to
‘0’ will also help prevent data memory code protection
from becoming breached.
EEADR
OSFIF
OSFIE
WREN
Bit 2
T0IF
outputs
Data EEPROM Operation During
Code-Protect
EEADR
TMR2IE TMR1IE 0000 0000 0000 0000
TMR2IF TMR1IF 0000 0000 0000 0000
Bit 1
INTF
WR
the
EEADR
contents
RAIF
 2004 Microchip Technology Inc.
Bit 0
RD
0000 0000 0000 0000
0000 0000 0000 0000
---- x000 ---- q000
---- ---- ---- ----
POR, BOD
Value on
of
data
Value on
all other
Resets
memory.