PIC16LF628A-I/SS Microchip Technology, PIC16LF628A-I/SS Datasheet - Page 53
![IC MCU FLASH 2KX14 EEPROM 20SSOP](/photos/6/58/65895/150-20-ssop_sml.jpg)
PIC16LF628A-I/SS
Manufacturer Part Number
PIC16LF628A-I/SS
Description
IC MCU FLASH 2KX14 EEPROM 20SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F627A-IP.pdf
(180 pages)
2.PIC16LF627A-IP.pdf
(8 pages)
3.PIC16F648A-ISS.pdf
(178 pages)
4.PIC16LF627A-ISO.pdf
(180 pages)
Specifications of PIC16LF628A-I/SS
Core Size
8-Bit
Program Memory Size
3.5KB (2K x 14)
Core Processor
PIC
Speed
20MHz
Connectivity
UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
224 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SSOP
Controller Family/series
PIC16LF
No. Of I/o's
16
Eeprom Memory Size
128Byte
Ram Memory Size
224Byte
Cpu Speed
20MHz
No. Of Timers
3
Package
20SSOP
Device Core
PIC
Family Name
PIC16
Maximum Speed
20 MHz
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
16
Interface Type
USART
Number Of Timers
3
Processor Series
PIC16LF
Core
PIC
Data Ram Size
224 B
Maximum Clock Frequency
20 MHz
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
Minimum Operating Temperature
- 40 C
Data Rom Size
128 B
Height
1.75 mm
Length
7.2 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Width
5.3 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16LF628A-I/SS
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
7.4
A crystal oscillator circuit is built in between pins T1OSI
(input) and T1OSO (amplifier output). It is enabled by
setting control bit T1OSCEN (T1CON<3>). It will
continue to run during Sleep. It is primarily intended for
a 32.768 kHz watch crystal. Table 7-1 shows the
capacitor selection for the Timer1 oscillator.
The user must provide a software time delay to ensure
proper oscillator start-up.
TABLE 7-1:
TABLE 7-2:
© 2005 Microchip Technology Inc.
Legend:
10Bh, 18Bh
0Bh, 8Bh,
Address
Note:
32.768 kHz
0Ch
8Ch
0Eh
0Fh
10h
Freq
Timer1 Oscillator
These values are for design guidance only.
Consult Application Note AN826 “Crystal
Oscillator Basics and Crystal Selection for
rfPIC
for further information on Crystal/Capacitor
Selection.
INTCON
TMR1H
T1CON
TMR1L
Name
x = unknown, u = unchanged, - = unimplemented read as ‘0’. Shaded cells are not used by the Timer1 module.
PIR1
PIE1
®
CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR
REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER
and PICmicro
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register
Holding Register for the Most Significant Byte of the 16-bit TMR1 Register
EEIF
EEIE
Bit 7
GIE
—
15 pF
C1
CMIE
CMIF
Bit 6
PEIE
—
®
Devices” (DS00826)
T1CKPS1
RCIE
RCIF
Bit 5
T0IE
15 pF
C2
T1CKPS0
INTE
TXIE
Bit 4
TXIF
PIC16F627A/628A/648A
T1OSCEN
RBIE
Bit 3
—
—
7.5
If the CCP1 module is configured in Compare mode to
generate a “special event trigger” (CCP1M<3:0> =
1011), this signal will reset Timer1.
Timer1 must be configured for either timer or
Synchronized Counter mode to take advantage of this
feature. If Timer1 is running in Asynchronous Counter
mode, this Reset operation may not work.
In the event that a write to Timer1 coincides with a
special event trigger from CCP1, the write will take
precedence.
In this mode of operation, the CCPRxH:CCPRxL
register pair effectively becomes the period register for
Timer1.
7.6
TMR1H and TMR1L registers are not reset to 00h on
a POR or any other Reset except by the CCP1 special
event triggers (see Section 9.2.4 “Special Event
Trigger”).
T1CON register is reset to 00h on a Power-on Reset or
a Brown-out Reset, which shuts off the timer and
leaves a 1:1 prescale. In all other Resets, the register
is unaffected.
7.7
The prescaler counter is cleared on writes to the
TMR1H or TMR1L registers.
Note:
T1SYNC
CCP1IE
CCP1IF
Bit 2
T0IF
Resetting Timer1 Using a CCP
Trigger Output
Resetting Timer1 Register Pair
(TMR1H, TMR1L)
Timer1 Prescaler
The special event triggers from the CCP1
module will not set interrupt flag bit
TMR1IF (PIR1<0>).
TMR1CS
TMR2IF
TMR2IE
Bit 1
INTF
TMR1ON
TMR1IE
TMR1IF
RBIF
Bit 0
0000 000x
0000 -000
0000 -000
xxxx xxxx
xxxx xxxx
--00 0000
Value on
POR
DS40044D-page 51
0000 000u
0000 -000
0000 -000
uuuu uuuu
uuuu uuuu
--uu uuuu
Value on
all other
Resets