PIC18LF4321-I/PT Microchip Technology, PIC18LF4321-I/PT Datasheet
![IC PIC MCU FLASH 4KX16 44TQFP](/photos/6/82/68251/c04-076_pt_sml.jpg)
PIC18LF4321-I/PT
Specifications of PIC18LF4321-I/PT
Available stocks
Related parts for PIC18LF4321-I/PT
PIC18LF4321-I/PT Summary of contents
Page 1
... RB2/INT2/AN8 (1) RB3/AN9/CCP2 Note 1: RB3 is the alternate pin for CCP2 multiplexing. © 2008 Microchip Technology Inc. 1. Module: Pin Diagrams The pin diagram for the 44-pin TQFP package, on Page 4, has been modified to change the designa- tion for Pins 12, 13, 33 and 34 to “NC”, No Connect. Additionally, the diagram’ ...
Page 2
... In RC, EC and INTIO modes, OSC2 pin outputs CLKO which has one-fourth the frequency of OSC1 and denotes the instruction cycle rate. I/O TTL General purpose I/O pin. CMOS = CMOS compatible input or output I = Input O = Output Description P = Power © 2008 Microchip Technology Inc. ...
Page 3
... with I C™ or SMB levels Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared. © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Pin Buffer Type Type PORTA is a bidirectional I/O port. 19 I/O TTL Digital I/O ...
Page 4
... Digital I/O. I TTL Interrupt-on-change pin. I/O ST In-Circuit Debugger and ICSP programming clock pin. 17 I/O TTL Digital I/O. I TTL Interrupt-on-change pin. I/O ST In-Circuit Debugger and ICSP programming data pin. CMOS = CMOS compatible input or output I = Input O = Output Description P = Power © 2008 Microchip Technology Inc. ...
Page 5
... ST = Schmitt Trigger input with CMOS levels with I C™ or SMB levels Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared. © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Pin Buffer Type Type PORTC is a bidirectional I/O port. 32 I/O ST Digital I/O ...
Page 6
... Enhanced CCP1 output. 4 I/O ST Digital I/O. I/O TTL Parallel Slave Port data. O — Enhanced CCP1 output. 5 I/O ST Digital I/O. I/O TTL Parallel Slave Port data. O — Enhanced CCP1 output. CMOS = CMOS compatible input or output I = Input O = Output Description P = Power © 2008 Microchip Technology Inc. ...
Page 7
... ST = Schmitt Trigger input with CMOS levels with I C™ or SMB levels Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared. © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Pin Buffer Type Type PORTE is a bidirectional I/O port. 25 I/O ST Digital I/O ...
Page 8
... Bit 0 Unprogrammed Value FOSC1 FOSC0 00-- 0111 ---1 1111 WDTEN ---1 1111 1--- -011 — STVREN 1000 -1-1 CP1 CP0 ---- --11 — — 11-- ---- WRT1 WRT0 ---- --11 — — 111- ---- EBTR1 EBTR0 ---- --11 — — -1-- ---- (2) REV1 REV0 xxxx xxxx DEV4 DEV3 0000 1100 © 2008 Microchip Technology Inc. ...
Page 9
... Unimplemented: Read as ‘0’ bit 0 STVREN: Stack Full/Underflow Reset Enable bit 1 = Stack full/underflow will cause Reset 0 = Stack full/underflow will not cause Reset Legend Readable bit -n = Value when device is unprogrammed © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 U-0 U-0 U-0 BBSIZ1 BBSIZ0 — ...
Page 10
... The illustration is changed, as shown, with bold text indicating the corrected information. XXX Examples: Pattern a) PIC18F4321-I/P 301 = Industrial temp., PDIP package, Extended V #301. b) PIC18LF2321-I/SO = Industrial temp., SOIC package, Extended V ( PIC18LF4321-I/P = Industrial temp., PDIP (2) ; package, normal V (1) , (2) ; Note Wide Voltage Range 2: T limits, QTP pattern DD limits ...
Page 11
... Idle state for transmit (TX high level Synchronous mode Idle state for clock (CK high level 0 = Idle state for clock (CK low level © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 In this document’s Revision E change, the Synchronous mode content was removed from the bit 5 (RXDTP) description. ...
Page 12
... N e 0.65 BSC A 0.80 A1 0.00 A3 0.20 REF E 6.00 BSC E2 3.65 D 6.00 BSC D2 3.65 b 0.23 L 0. NOM MAX 28 0.90 1.00 0.02 0.05 3.70 4.20 3.70 4.20 0.30 0.35 0.55 0.70 – – Microchip Technology Drawing C04-105B © 2008 Microchip Technology Inc. ...
Page 13
... Note 1: This is the limit to which With BOR enabled, full-speed operation (F V may be below the minimum voltage for this frequency. DD © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Supply Voltage PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) Standard Operating Conditions (unless otherwise stated) -40°C ≤ T Operating temperature Standard Operating Conditions (unless otherwise stated) -40° ...
Page 14
... Conditions V = 2.0V DD (Sleep mode 3.0V DD (Sleep mode 5.0V DD (Sleep mode and all features that © 2008 Microchip Technology Inc. ...
Page 15
... BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications. 5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) ...
Page 16
... Conditions MHz OSC V = 3.0V DD (RC_RUN mode, INTOSC source 5. 2. kHz OSC V = 3.0V DD (RC_IDLE mode, INTRC source 5. and all features that © 2008 Microchip Technology Inc. . ...
Page 17
... BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications. 5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) ...
Page 18
... Conditions MHz OSC V = 3.0V DD (PRI_RUN, EC oscillator 5. 2. MHz OSC V = 3.0V DD (PRI_RUN, EC oscillator 5. 4. MHz DD OSC (PRI_RUN 5. oscillator 4. MHz OSC (PRI_RUN, EC oscillator 5. and all features that © 2008 Microchip Technology Inc. . ...
Page 19
... BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications. 5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) ...
Page 20
... Conditions MHz OSC V = 3.0V DD (PRI_IDLE mode, EC oscillator 5. 2. MHz OSC V = 3.0V DD (PRI_IDLE mode, EC oscillator 5. 4. MHz DD OSC (PRI_IDLE mode 5. oscillator 4. MHz OSC (PRI_IDLE mode, EC oscillator 5. and all features that © 2008 Microchip Technology Inc. . ...
Page 21
... BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications. 5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) ...
Page 22
... Conditions 3.0V DD SLEEP Mode BOREN1:BOREN0 = and all features that © 2008 Microchip Technology Inc. . ...
Page 23
... BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications. 5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) ...
Page 24
... LVV = 1010 3.52 3.71 3.90 LVV = 1011 3.70 3.90 4.10 LVV = 1100 3.90 4.11 4.32 LVV = 1101 4.11 4.33 4.55 LVV = 1110 4.36 4.59 4.82 LVV = 1111 1.10 1.20 1.30 Units Conditions HLVDIN input/internal reference voltage © 2008 Microchip Technology Inc. ...
Page 25
... Higher leakage current may be measured at different input voltages. 3: Negative current is defined as current sourced by the pin. © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 The new values change the first page of Section 26.3 “DC Characteristics” as shown. (New values are indicated by bold text.) Standard Operating Conditions (unless otherwise stated) Operating temperature -40° ...
Page 26
... LSb ΔV ≥ 3.0V REF LSb ΔV ≥ 3.0V REF LSb ΔV ≥ 3.0V REF ≤ ≤ — AIN REF < 3. ≥ 3. kΩ μA During V acquisition. AIN μA During A/D conversion cycle. source. REFH source. REFL © 2008 Microchip Technology Inc. ...
Page 27
... Characteristics, I/O Port Leakage Current). Rev G Document (5/2008) Modified Data Sheet Clarifications 11 (Electrical Characteristics) and 12 (Electrical Characteristics, I/O Port Leakage Current). Added Data Sheet Clarifica- tions 13 (Peripheral Highlights) and 14 (A/D Converter Characteristics). © 2008 Microchip Technology Inc. PIC18F2221/2321/4221/4321 10 (Packaging 11 (Electrical 12 (Electrical DS80310G-page 27 ...
Page 28
... PIC18F2221/2321/4221/4321 NOTES: DS80310G-page 28 © 2008 Microchip Technology Inc. ...
Page 29
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 30
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...