PIC16LC71-04/P Microchip Technology, PIC16LC71-04/P Datasheet - Page 100
![IC MCU OTP 1KX14 A/D 18DIP](/photos/6/76/67657/18-dip_300mil__sml.jpg)
PIC16LC71-04/P
Manufacturer Part Number
PIC16LC71-04/P
Description
IC MCU OTP 1KX14 A/D 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Specifications of PIC16LC71-04/P
Core Size
8-Bit
Program Memory Size
1.75KB (1K x 14)
Oscillator Type
External
Core Processor
PIC
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
13
Program Memory Type
OTP
Ram Size
36 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 4x8b
Operating Temperature
0°C ~ 70°C
Package / Case
18-DIP (0.300", 7.62mm)
Controller Family/series
PIC16LC
No. Of I/o's
13
Ram Memory Size
36Byte
Cpu Speed
4MHz
No. Of Timers
1
Digital Ic
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16LC71-04/P
Manufacturer:
ADI/亚德诺
Quantity:
20 000
PIC16C71X
FIGURE 11-7: A/D CONVERSION TIMING
TABLE 11-7:
DS30272A-page 100
Applicable Devices
Note 1: ADRES register may be read on the following T
Param
No.
130
131
132
134
135
Note 1: If the A/D clock source is selected as RC, a time of T
*
†
§
2: See Section 7.1 for min conditions.
A/D DATA
SAMPLE
A/D CLK
ADRES
T
T
T
Sym Characteristic
T
T
These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25 C unless otherwise stated. These parameters are for design guidance only and are not
tested.
This specification ensured by design.
BSF ADCON0, GO
ACQ
SWC
CNV
GO
AD
ADIF
GO
Q4
SLEEP instruction to be executed.
A/D clock period
Conversion time
(not including S/H time). (Note 1)
Acquisition time
Q4 to AD clock start
Switching from convert
A/D CONVERSION REQUIREMENTS
132
710 71 711 715
(T
PIC16C710/711
PIC16LC710/711
PIC16C710/711
PIC16LC710/711
OSC
/2)
7
sample time
(1)
6
OLD_DATA
Note 2
CY
1.5§
Min
2.0*
3.0*
1.6
2.0
5
—
5*
—
cycle.
SAMPLING STOPPED
T
4
CY
OSC
Typ†
4.0
6.0
9.5
20
—
—
—
—
131
130
is added before the A/D clock starts. This allows the
/2§
3
Max
6.0
9.0
—
—
—
—
—
—
—
2
Units
T
T
—
AD
AD
s
s
s
s
s
s
1
T
T
A/D RC mode
A/D RC mode
The minimum time is the amplifier
settling time. This may be used if the
"new" input voltage has not changed
by more than 1 LSb (i.e., 19.5 mV @
5.12V) from the last sampled voltage
(as stated on C
If the A/D clock source is selected as
RC, a time of T
A/D clock starts. This allows the
SLEEP instruction to be executed.
OSC
OSC
1 Tcy
0
1997 Microchip Technology Inc.
based, V
based, V
NEW_DATA
Conditions
DONE
REF
REF
CY
HOLD
is added before the
full range
).
3.0V