PIC16C765-I/P Microchip Technology, PIC16C765-I/P Datasheet - Page 60
![IC MCU OTP 8KX14 USB 40DIP](/photos/6/61/66192/150-40-dip_sml.jpg)
PIC16C765-I/P
Manufacturer Part Number
PIC16C765-I/P
Description
IC MCU OTP 8KX14 USB 40DIP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16C745-ISP.pdf
(165 pages)
3.PIC16C745-ISP.pdf
(6 pages)
4.PIC16C745-ISP.pdf
(6 pages)
Specifications of PIC16C765-I/P
Core Size
8-Bit
Program Memory Size
14KB (8K x 14)
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Core Processor
PIC
Speed
24MHz
Connectivity
SCI, UART/USART, USB
Number Of I /o
33
Program Memory Type
OTP
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4.35 V ~ 5.25 V
Data Converters
A/D 8x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Controller Family/series
PIC16C
No. Of I/o's
33
Ram Memory Size
256Byte
Cpu Speed
24MHz
No. Of Timers
3
Processor Series
PIC16C
Core
PIC
Data Bus Width
8 bit
Data Ram Size
256 B
Maximum Clock Frequency
24 MHz
Number Of Programmable I/os
33
Number Of Timers
3
Operating Supply Voltage
4.35 V to 5.25 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
ICE2000, DM163022
Minimum Operating Temperature
- 40 C
On-chip Adc
5 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
ISPICR1 - ADAPTER IN-CIRCUIT PROGRAMMING444-1001 - DEMO BOARD FOR PICMICRO MCU
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
Q975613
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C765-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC16C765-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC16C745/765
10.5
The USB Control Registers, Buffer Descriptors and
Buffers are located in Bank 3.
10.5.1
The USB module is controlled by 7 registers, plus
those that control each endpoint and endpoint/
direction buffer.
REGISTER 10-1: USB INTERRUPT FLAGS REGISTER (UIR: 190h)
DS41124C-page 60
bit7
bit 7-6: Unimplemented: Read as '0'
bit 5:
bit 4:
bit 3:
bit 2:
bit 1:
bit 0:
Note 1: Bits can only be modified when UCTRL.SUSPND = 0.
U-0
—
USB Register Map
CONTROL AND STATUS REGISTERS
timer is reset by activity on the USB bus. Once a IDLE condition has been detected, the user may wish
to place the USB module in SUSPEND by setting the SUSPEND bit in the UCTRL register.
should immediately read the USTAT register to determine the Endpoint number and direction used for
this token. Clearing this bit causes the USTAT register to be cleared or the USTAT holding register to be
loaded into the STAT register if another token has been processed.
following detection of SLEEP. Users must enable the activity interrupt in the USB Interrupt Register
(UIE: 191h) prior to entering suspend.
MCU must then read the ERR_STAT register to determine the source of the error.
write 00h into the address register and enable endpoint 0. USB_RST is set once a USB Reset has been
detected for 2.5 microseconds. It will not be asserted again until the USB Reset condition has been
removed, and then reasserted.
STALL: A STALL handshake was sent by the SIE
UIDLE: This bit is set if the USB has detected a constant idle on the USB bus signals for 3 ms. The idle
TOK_DNE: This bit is set when the current token being processed is complete. The microprocessor
ACTIVITY: Activity on the D+/D- lines will cause the SIE to set this bit. Typically this bit is unmasked
UERR: This bit is set when any of the error conditions within the ERR_STAT register has occurred. The
USB_RST: This bit is set when the USB has decoded a valid USB Reset. This will inform the MCU to
U-0
—
STALL
R/C-0
UIDLE TOK_DNE ACTIVITY
R/C-0
R/C-0
Preliminary
R/C-0
10.5.1.1
The USB Interrupt Status Register (UIR) contains flag
bits for each of the interrupt sources within the USB.
Each of these bits are qualified with their respective
interrupt enable bits (see the Interrupt Enable Register
UIE). All bits of the register are logically OR’ed
together to form a single interrupt source for the micro-
processor interrupt found in PIR1 (USBIF). Once an
interrupt bit has been set, it must be cleared by writing
a zero.
UERR
R/C-0
USB Interrupt Register (UIR)
USB_RST
R/C-0
bit0
R = Readable bit
C = Clearable bit
U = Unimplemented bit,
-n = Value at POR reset
2000 Microchip Technology Inc.
read as ‘0’