PIC16C73B-20I/SS Microchip Technology, PIC16C73B-20I/SS Datasheet - Page 64
![IC MCU OTP 4KX14 A/D PWM 28SSOP](/photos/6/81/68119/150-28-ssop_sml.jpg)
PIC16C73B-20I/SS
Manufacturer Part Number
PIC16C73B-20I/SS
Description
IC MCU OTP 4KX14 A/D PWM 28SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16C63A-04SP.pdf
(184 pages)
4.PIC16C63A-04SP.pdf
(10 pages)
5.PIC16C63A-04SP.pdf
(10 pages)
Specifications of PIC16C73B-20I/SS
Core Size
8-Bit
Program Memory Size
7KB (4K x 14)
Oscillator Type
External
Core Processor
PIC
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Type
OTP
Ram Size
192 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 5x8b
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SSOP
Controller Family/series
PIC16C
No. Of I/o's
22
Ram Memory Size
192Byte
Cpu Speed
20MHz
No. Of Timers
3
No. Of Pwm
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164307 - MODULE SKT FOR PM3 28SSOP309-1025 - ADAPTER 28-SSOP TO 28-DIPXLT28SS-1 - SOCKET TRANSITION ICE 28SSOP
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C73B-20I/SS
Manufacturer:
Microchip Technology
Quantity:
135
PIC16C63A/65B/73B/74B
10.3.2
Master mode of operation is supported in firmware
using interrupt generation on the detection of the
START and STOP conditions. The STOP (P) and
START (S) bits are cleared from a RESET, or when the
SSP module is disabled. The STOP (P) and START (S)
bits will toggle based on the START and STOP condi-
tions. Control of the I
bit is set, or the bus is idle and both the S and P bits are
clear.
In Master mode, the SCL and SDA lines are manipu-
lated by clearing the corresponding TRISC<4:3> bit(s).
The output level is always low, irrespective of the
value(s) in PORTC<4:3>. So when transmitting data, a
’1’ data bit must have the TRISC<4> bit set (input) and
a ’0’ data bit must have the TRISC<4> bit cleared (out-
put). The same scenario is true for the SCL line with the
TRISC<3> bit.
The following events will cause SSP Interrupt Flag bit,
SSPIF, to be set (an SSP Interrupt will occur, if
enabled):
• START condition
• STOP condition
• Data transfer byte transmitted/received
Master mode of operation can be done with either the
Slave mode idle (SSPM3:SSPM0 = 1011), or with the
slave active. When both Master and Slave modes are
enabled, the software needs to differentiate the
source(s) of the interrupt.
TABLE 10-3:
DS30605C-page 64
0Bh, 8Bh
0Ch
8Ch
13h
93h
14h
94h
87h
Legend: x = unknown, u = unchanged, - = unimplemented locations read as ’0’.
Note 1: PSPIF and PSPIE are reserved on the PIC16C63A/73B; always maintain these bits clear.
Address
2: ADIF and ADIE are reserved on the PIC16C63A/65B; always maintain these bits clear.
3: Maintain these bits clear in I
Shaded cells are not used by SSP module in I
MASTER MODE
INTCON
PIR1
PIE1
SSPBUF
SSPADD
SSPCON
SSPSTAT
TRISC
Name
REGISTERS ASSOCIATED WITH I
2
C bus may be taken when the P
Synchronous Serial Port Receive Buffer/Transmit register
Synchronous Serial Port (I
PORTC Data Direction register
PSPIF
PSPIE
SMP
WCOL
Bit 7
GIE
(3)
(1)
(1)
SSPOV SSPEN
ADIF
ADIE
CKE
PEIE
Bit 6
2
C mode.
(3)
(2)
(2)
RCIE
RCIF
Bit 5
T0IE
D/A
2
C mode) Address register
2
INTE
Bit 4
TXIF
TXIE
CKP
C mode.
P
SSPM3 SSPM2 SSPM1 SSPM0
SSPIF CCP1IF TMR2IF TMR1IF
SSPIE CCP1IE TMR2IE TMR1IE
2
RBIE
Bit 3
C OPERATION
S
10.3.3
In Multi-Master mode, the interrupt generation on the
detection of the START and STOP conditions allows
the determination of when the bus is free. The STOP
(P) and START (S) bits are cleared from a RESET or
when the SSP module is disabled. The STOP (P) and
START (S) bits will toggle based on the START and
STOP conditions. Control of the I
when bit P (SSPSTAT<4>) is set, or the bus is idle and
both the S and P bits clear. When the bus is busy,
enabling the SSP Interrupt will generate the interrupt
when the STOP condition occurs.
In Multi-Master operation, the SDA line must be moni-
tored to see if the signal level is the expected output
level. This check only needs to be done when a high
level is output. If a high level is expected and a low level
is present, the device needs to release the SDA and
SCL lines (set TRISC<4:3>). There are two stages
where this arbitration can be lost, these are:
• Address Transfer
• Data Transfer
When the slave logic is enabled, the slave continues to
receive. If arbitration was lost during the address trans-
fer stage, communication to the device may be in
progress. If addressed, an ACK pulse will be gener-
ated. If arbitration was lost during the data transfer
stage, the device will need to re-transfer the data at a
later time.
Bit 2
T0IF
R/W
MULTI-MASTER MODE
Bit 1
INTF
UA
RBIF
Bit 0
BF
2000 Microchip Technology Inc.
0000 000x
0000 0000
0000 0000
xxxx xxxx
0000 0000
0000 0000
0000 0000
1111 1111
Value on:
POR,
BOR
2
C bus may be taken
0000 000u
0000 0000
0000 0000
uuuu uuuu
0000 0000
0000 0000
0000 0000
1111 1111
Value on
RESETS
all other