PIC18LF248-I/SO Microchip Technology, PIC18LF248-I/SO Datasheet - Page 3
![IC MCU CAN FLASH 8K 28-SOIC](/photos/6/59/65909/150-28-soic_sml.jpg)
PIC18LF248-I/SO
Manufacturer Part Number
PIC18LF248-I/SO
Description
IC MCU CAN FLASH 8K 28-SOIC
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC18LF242-ISO.pdf
(36 pages)
3.PIC18F248-ISO.pdf
(402 pages)
4.PIC18F248-ISO.pdf
(8 pages)
Specifications of PIC18LF248-I/SO
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
7. Module: A/D (External Voltage Reference)
8. Module: CAN
© 2006 Microchip Technology Inc.
When the external voltage reference, V
selected for use with either the A/D or comparator
voltage reference, AV
the comparator module. If V
than AV
excessive current will flow into the V
Work around
If external V
0V, enable the comparator voltage reference by
setting the CVREN bit in the CVRCON register.
This disconnects V
comparator module.
CAN Disable mode change request is not
confirmed. A CAN Disable mode request by writing
‘001’ to the REQOP bits (CANCON<7:5>) immedi-
ately changes the OPMODE bits (CANSTAT<7:5>),
implying that Disable mode is accepted. This occurs
even though the CAN module itself may not have
switched its state.
Work around
Switch to Configuration mode instead. Wake-up
from CAN bus activity will continue to work even in
Configuration mode.
SS
and Comparator Voltage
Reference
(which must be tied externally to V
REF
- is used with a voltage other than
REF
SS
- and AV
is connected to V
REF
- is a voltage other
SS
REF
within the
- pin.
REF
REF
-, is
SS
- in
),
9. Module: MSSP (All I
The Buffer Full (BF) flag bit of the SSPSTAT regis-
ter (SSPSTAT<0>) may be inadvertently cleared
even when the SSPBUF register has not been
read. This will occur only when the following two
conditions occur simultaneously:
• The four Least Significant bits of the BSR
• Any instruction that contains C9h in its 8 Least
Work around
All work arounds will involve setting the contents of
BSR<3:0> to some value other than 0Fh.
In addition to those proposed below, other
solutions may exist.
1. When developing or modifying code, keep
2. If accessing a part of Bank 15 is required and
3. If pointing the BSR to Bank 15 is unavoidable,
Date Codes that pertain to this issue:
All engineering and production devices.
register are equal to 0Fh (BSR<3:0> = 1111)
and
Significant bits (i.e., register file addresses,
literal data, address offsets, etc.) is executed.
these guidelines in mind:
• Assign 12-bit addresses to all variables.
• Do not set the BSR to point to Bank 15
• Allow the assembler to manipulate the
the use of Access Banking is not possible,
consider using Indirect Addressing mode.
review the absolute file listing. Verify that no
instructions contain C9h in the 8 Least
Significant bits while the BSR points to Bank 15
(BSR = 0Fh).
This allows the assembler to know when
Access Banking can be used.
(BSR = 0Fh).
access bit present in most instructions.
Accessing the SFRs in Bank 15 will be done
through the Access Bank. Continue to use
the BSR to select all GPR Banks.
PIC18FXX8
2
C™ and SPI™ Modes)
DS80134H-page 3