PIC12F519-I/MS Microchip Technology, PIC12F519-I/MS Datasheet
![IC PIC MCU FLASH 1KX12 8MSOP](/photos/6/59/65932/mfg_150_c04-111_ms_8-msop_sml.jpg)
PIC12F519-I/MS
Specifications of PIC12F519-I/MS
Related parts for PIC12F519-I/MS
PIC12F519-I/MS Summary of contents
Page 1
... Flash Microcontrollers *8-bit, 8-pin devices protected by Microchip’s Low Pin Count Patent: U.S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending. © 2008 Microchip Technology Inc. PIC12F519 Data Sheet DS41319B ...
Page 2
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 3
... RC oscillator - EXTRC: External low-cost RC oscillator - XT: Standard crystal/resonator - LP: Power-saving, low-frequency crystal © 2008 Microchip Technology Inc. PIC12F519 Low-Power Features/CMOS Technology: • Standby Current: - 100 nA @ 2.0V, typical • Operating Current μ kHz, 2.0V, typical - 175 μ MHz, 2.0V, typical • Watchdog Timer Current μ ...
Page 4
... PIC12F519 FIGURE 1: PIC12F519 8-PIN PDIP, SOIC, MSOP, 2X3 DFN DIAGRAM PDIP, SOIC, MSOP GP5/OSC1/CLKIN GP4/OSC2 GP3/MCLR/V DFN GP5/OSC1/CLKIN GP4/OSC2 GP3/MCLR/V Program Memory Device Flash (words) PIC12F519 1024 DS41319B-page GP0/ICSPDAT 2 7 GP1/ICSPCLK 3 6 GP2/T0CKI GP0/ICSPDAT 3 6 GP1/ICSPCLK GP2/T0CKI Data Memory SRAM (bytes) ...
Page 5
... Table of Contents 1.0 General Description .................................................................................................................................................................. 5 2.0 PIC12F519 Device Varieties .................................................................................................................................................... 7 3.0 Architectural Overview .............................................................................................................................................................. 9 4.0 Memory Organization ............................................................................................................................................................. 13 5.0 Flash Data Memory ................................................................................................................................................................ 21 6.0 I/O Port ................................................................................................................................................................................... 23 7.0 Timer0 Module and TMR0 Register ........................................................................................................................................ 31 8.0 Special Features Of The CPU ................................................................................................................................................ 37 9.0 Instruction Set Summary ........................................................................................................................................................ 49 10.0 Development Support ............................................................................................................................................................. 57 11.0 Electrical Characteristics ...
Page 6
... PIC12F519 NOTES: DS41319B-page 4 © 2008 Microchip Technology Inc. ...
Page 7
... In-Circuit Serial Programming™ Number of Instructions Packages The PIC12F519 device has Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator. The PIC12F519 device uses serial programming with data pin GP0 and clock pin GP1. © 2008 Microchip Technology Inc. ...
Page 8
... PIC12F519 NOTES: DS41319B-page 6 © 2008 Microchip Technology Inc. ...
Page 9
... PIC12F519 DEVICE VARIETIES When placing orders, please use the PIC12F519 Product Identification System at the back of this data sheet to specify the correct part number. A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section ...
Page 10
... PIC12F519 NOTES: DS41319B-page 8 © 2008 Microchip Technology Inc. ...
Page 11
... PIC12F519 device simple, yet efficient. In addition, the learning curve is reduced significantly. The PIC12F519 device contains an 8-bit ALU and working register. The ALU is a general purpose arith- metic unit. It performs arithmetic and Boolean functions between data in the working register and any register file. © ...
Page 12
... PIC12F519 FIGURE 3-1: PIC12F519 ARCHITECTURAL BLOCK DIAGRAM 11 Flash Program Memory Flash Data Memory 64x8 Program 12 Bus Instruction Reg Direct Addr 5 8 Device Reset Instruction Decode & Control Timing OSC1/CLKIN Generation OSC2 Internal RC OSC MCLR DS41319B-page 10 8 Data Bus Program Counter RAM ...
Page 13
... TABLE 3-2: PIC12F519 PINOUT DESCRIPTION Name Function Type GP0/ICSPDAT GP0 I/O ICSPDAT I/O GP1/ICSPCLK GP1 I/O ICSPCLK I GP2/T0CKI GP2 I/O T0CKI I GP3/MCLR/V GP3 I PP MCLR GP4/OSC2 GP4 I/O OSC2 O GP5/OSC1/ GP5 I/O CLKIN OSC1 I CLKIN Input Output, I/O = Input/Output Power, — = Not Used, TTL = TTL input, ...
Page 14
... PIC12F519 3.1 Clocking Scheme/Instruction Cycle The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4 decoded and executed during the following Q1 through Q4 ...
Page 15
... Data memory banks are accessed using the File Select Register (FSR). 4.1 Program Memory Organization for the PIC12F519 The PIC12F519 device has an 11-bit Program Counter (PC) capable of addressing program memory space. Only the first (0000h-03FFh) are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wrap-around within the space ...
Page 16
... I/O register (port) and the File Select Register (FSR). In addition, the EECON, EEDATA and EEADR registers provide for interface with the Flash data memory. The PIC12F519 register file is composed of 10 Special Function Registers and 41 General Purpose Registers. 4.2.1 GENERAL PURPOSE REGISTER ...
Page 17
... CAL3 CAL2 CAL1 GP5 GP4 GP3 GP2 — FREE WRERR WREN EEDATA5 EEDATA4 EEDATA3 EEDATA2 EEADR5 EEADR4 EEADR3 EEADR2 PIC12F519 Value on Bit 1 Bit 0 Power-on Reset TRISGPIO1 TRISGPIO0 --11 1111 1111 1111 xxxx xxxx xxxx xxxx 1111 1111 0-01 1xxx 110x xxxx CAL0 — ...
Page 18
... PIC12F519 4.3 STATUS register This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the bits, then the write to these three bits is disabled ...
Page 19
... A Reset sets the OPTION<7:0> bits. If the T0SC bit is set to ‘1’, it will override Note: the TRIS function on the T0CKI pin. W-1 W-1 T0SE PSA x = Bit is unknown ‘0’ = Bit is cleared WDT Rate 128 256 1 : 128 PIC12F519 W-1 W-1 W-1 PS2 PS1 PS0 bit 0 DS41319B-page 17 ...
Page 20
... PIC12F519 4.5 OSCCAL Register The Oscillator Calibration (OSCCAL) register is used to calibrate the 8 MHz internal oscillator macro. It contains 7 bits of calibration that uses a two’s complement scheme for controlling the oscillator speed. See Register 4-3 for details. REGISTER 4-3: OSCCAL: OSCILLATOR CALIBRATION REGISTER ...
Page 21
... Stack The PIC12F519 device has a two-deep, 12-bit wide hardware PUSH/POP stack. A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1 ...
Page 22
... PIC12F519 4.8 Indirect Data Addressing: INDF and FSR Registers The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). This is indirect addressing. Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected) ...
Page 23
... Flash data memory to RAM. 3. Perform a row erase of the row of interest. © 2008 Microchip Technology Inc. PIC12F519 4. Write the new byte of data and any saved bytes back to the appropriate addresses in Flash data memory. To prevent accidental corruption of the Flash Data Memory, an unlock sequence is required to initiate a write or erase cycle ...
Page 24
... PIC12F519 5.2.2 WRITING TO FLASH DATA MEMORY Once a cell is erased, new data can be written. Pro- gram execution is suspended during the write cycle. The following sequence must be performed for a single byte write. 1. Load EEADR with the address. 2. Load EEDATA with the data to write. ...
Page 25
... A ‘0’ puts the contents of the output data latch on the selected pins, enabling the output buffer. The TRISGPIO register is “write-only”. Bits <5:0> are set (output drivers disabled) upon Reset. If the T0CS bit is set to ‘1’, it will override Note: the TRISGPIO function on the T0CKI pin ( PIC12F519 DS41319B-page 23 ...
Page 26
... PIC12F519 REGISTER 6-1: GPIO: GPIO REGISTER U-0 U-0 R/W-x — — GP5 bit 7 Legend Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set bit 7-6 Unimplemented: Read as ‘0’ bit 5-0 GP<5:0>: GPIO I/O Pin bits 1 = GPIO pin is >V min. ...
Page 27
... TRISGPIO must be cleared (= 0). For use as an input, the corresponding TRISGPIO bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output. FIGURE 6-1: PIC12F519 EQUIVALENT CIRCUIT FOR I/O PINS – GP0/GP1 GPPU Data D Data Latch WR ...
Page 28
... PIC12F519 FIGURE 6-2: GP2/TOCK1 • General Purpose I/O • A Clock Input for Timer0 D Data Data Latch WR CK WREG D TRIS Latch TRIS ‘F’ CK TOCS RD Port To Timer0 DS41319B-page I/O Pin V SS © 2008 Microchip Technology Inc. ...
Page 29
... FIGURE 6-3: GP4/OSC2 • General Purpose I/O • A crystal resonator connection DATA D BUS Data Latch WR CK PORT WREG D TRIS Latch CK TRIS ‘F’ INTOSC RC RD PORT © 2008 Microchip Technology Inc. From OSC1 Oscillator Circuit PIC12F519 V DD I/O Pin V SS DS41319B-page 27 ...
Page 30
... PIC12F519 FIGURE 6-4: GP5/OSC1/CLKIN From OSC2 Q DATA D BUS Data Latch PORT Q WREG D TRIS Latch CK TRIS ‘F’ PORT DS41319B-page 28 V Oscillator Circuit V • General Purpose I/O • A crystal resonator connection • A clock input © 2008 Microchip Technology Inc. DD I/O Pin SS ...
Page 31
... Microchip Technology Inc. Weak (1) Input Pin Bit 4 Bit 3 Bit 2 Bit 1 GP4 GP3 GP2 GP1 T0SE PSA PS2 PS1 PIC12F519 Value on Value on Bit 0 all other POR Resets GP0 --xx xxxx --uu uuuu C 0-01 1xxx q-0q quuu PS0 1111 1111 1111 1111 DS41319B-page 29 ...
Page 32
... PIC12F519 6.4 I/O Programming Considerations 6.4.1 BIDIRECTIONAL I/O PORTS Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs ...
Page 33
... PSA (1) PS2, PS1, PS0 ( NT0 Write TMR0 Read TMR0 Read TMR0 executed reads NT0 reads NT0 PIC12F519 Data Bus 8 Sync with TMR0 Reg Internal Clocks PSout Sync NT0 + 1 NT0 + 2 Read TMR0 Read TMR0 Read TMR0 reads NT0 + 1 reads NT0 ...
Page 34
... PIC12F519 FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1 (Program Counter) PC – Instruction MOVWF TMR0 MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W Fetch Timer0 Instruction Executed TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0 Add res Name Bit 7 Bit 6 Bit 5 s 01h TMR0 Timer0 – ...
Page 35
... Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing ( (Duration OSC OSC max. OSC PIC12F519 Small pulse misses sampling Therefore, the error OSC DS41319B-page 33 ...
Page 36
... PIC12F519 7.2 Prescaler An 8-bit counter is available as a prescaler for the Timer0 module postscaler for the Watchdog Timer (WDT), respectively (see Section 8.6 “Watch- dog Timer (WDT)”). For simplicity, this counter is being referred to as “prescaler” throughout this data sheet. The prescaler may be used by either the Note: Timer0 module or the WDT, but not both ...
Page 37
... Watchdog Timer PSA WDT Enable bit Note 1: T0CS, T0SE, PSA, PS<2:0> are bits in the OPTION register. © 2008 Microchip Technology Inc Sync Cycles T0CS PSA 8-bit Prescaler 8 8-to-1 MUX PS<2:0> MUX PSA WDT Time-Out PIC12F519 (1) Data Bus 8 2 TMR0 Reg DS41319B-page 35 ...
Page 38
... PIC12F519 NOTES: DS41319B-page 36 © 2008 Microchip Technology Inc. ...
Page 39
... Configuration Bits The PIC12F519 Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type; one bit is the Watchdog Timer enable bit, one bit is the MCLR enable bit and one bit is for code protection (Register 8-1) ...
Page 40
... XT oscillator with 18 ms DRT 10 = INTOSC with 1 ms DRT 11 = EXTRC with 1 ms DRT Note 1: Refer to the “PIC12F519 Memory Programming Specification”, DS41316 to determine how to program/erase the Configuration Word. 2: DRT length ( ms function of clock mode selection the responsibility of the application designer to ensure the use of either 18 ms (nominal) DRT or the 1 ms (nominal) DRT will result in acceptable operation ...
Page 41
... Oscillator Configurations 8.2.1 OSCILLATOR TYPES The PIC12F519 device can be operated four different oscillator modes. The user can program using the Configuration bits (FOSC<1:0>), to select one of these modes: • LP: Low-Power Crystal • XT: Crystal/Resonator • INTRC: Internal 4 MHz or 8 MHz Oscillator • EXTRC: External Resistor/Capacitor 8 ...
Page 42
... R and C components used. Figure 8-5 shows how the R/C combination is connected to the PIC12F519 device. For R below 3.0 kΩ, the oscillator operation may become unstable, or stop completely. For very high R (e.g., 1 MΩ), the oscillator becomes sensitive to noise, humidity and leakage recommended keeping R between 5.0 kΩ ...
Page 43
... The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later. For the PIC12F519 device, only bits <7:1> of OSCCAL are used for calibration. See Register 4-3 for more information. The bit 0 of the OSCCAL register is ...
Page 44
... GPPU GP3/MCLR/V MCLRE 8.4 Power-on Reset (POR) The PIC12F519 device incorporates an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations. The on-chip POR circuit holds the chip in Reset until V has reached a high enough level for proper DD operation ...
Page 45
... Internal Reset FIGURE 8-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO V TIME V DD MCLR Internal POR DRT Time-out Internal Reset © 2008 Microchip Technology Inc. POR (Power-on Reset) MCLR Reset Start-up Timer (10 μ ms) TDRT PIC12F519 CHIP Reset TDRT ): FAST V RISE DD DD DS41319B-page 43 ...
Page 46
... PIC12F519 FIGURE 8-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO V TIME V DD MCLR Internal POR DRT Time-out Internal Reset When V rises slowly, the T Note: DD value. In this example, the chip will reset properly if, and only if, V1 ≥ V DS41319B-page 44 V1 TDRT time-out expires long before V ...
Page 47
... Device Reset Timer (DRT) On the PIC12F519 device, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 8-5). The DRT operates on an internal RC oscillator. The processor is kept in Reset as long as the DRT is active. ...
Page 48
... PIC12F519 FIGURE 8-11: WATCHDOG TIMER BLOCK DIAGRAM From Timer0 Clock Source (Figure 7-1) Watchdog Time WDT Enable Configuration Bit Note 1: PSA, PS<2:0> are bits in the OPTION register. TABLE 8-6: SUMMARY OF REGISTER ASSOCIATED WITH THE WATCHDOG TIMER Name Bit 7 Bit 6 Bit 5 OPTION ...
Page 49
... If a wake-up on change occurs and the pins are not read before re-entering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode. The WDT is cleared when the device wakes from Sleep, regardless of the wake-up source. and the SS PIC12F519 pin, PP DS41319B-page 47 ...
Page 50
... PIC12F519 device and then program the PIC12F519 device just before shipping the product. This also allows the most recent firmware custom firmware programmed. The PIC12F519 device is placed into a Program/Verify mode by holding the GP1 and GP0 pins low while raising the MCLR (V ) pin from V PP programming specification) ...
Page 51
... INSTRUCTION SET SUMMARY The PIC12F519 instruction set is highly orthogonal and is comprised of three basic categories. • Byte-oriented operations • Bit-oriented operations • Literal and control operations Each PIC12F519 instruction is a 12-bit word divided into an opcode, which specifies the instruction type, and one or more operands which further specify the operation of the instruction ...
Page 52
... PIC12F519 TABLE 9-2: INSTRUCTION SET SUMMARY Mnemonic, Description Operands ADDWF f, d Add W and f ANDWF f, d AND W with f CLRF f Clear f CLRW – Clear W COMF f, d Complement f DECF f, d Decrement f DECFSZ f, d Decrement f, Skip if 0 INCF f, d Increment f INCFSZ f, d Increment f, Skip if 0 IORWF ...
Page 53
... The contents of the W register are AND’ed with register ‘f’. If ‘d’ is ‘0’, the result is stored in the W register. If ‘d’ is ‘1’, the result is stored back in register ‘f’. © 2008 Microchip Technology Inc. PIC12F519 BCF Bit Clear f Syntax: [ label ] BCF f,b 0 ≤ ...
Page 54
... PIC12F519 BTFSS Bit Test f, Skip if Set Syntax: [ label ] BTFSS f,b 0 ≤ f ≤ 31 Operands: 0 ≤ b < 7 Operation: skip if (f<b> Status Affected: None Description: If bit ‘b’ in register ‘f’ is ‘1’, then the next instruction is skipped. If bit ‘b’ is ‘1’, then the next instruc- ...
Page 55
... Description: GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two- cycle instruction. © 2008 Microchip Technology Inc. PIC12F519 INCF Increment f Syntax: [ label ] INCF f,d 0 ≤ f ≤ 31 Operands: d ∈ ...
Page 56
... PIC12F519 IORWF Inclusive OR W with f Syntax: [ label ] IORWF f,d 0 ≤ f ≤ 31 Operands: d ∈ [0,1] (W).OR. (f) → (dest) Operation: Status Affected: Z Description: Inclusive OR the W register with register ‘f’. If ‘d’ is ‘0’, the result is placed in the W register. If ‘d’ is ‘1’, the result is placed back in register ‘ ...
Page 57
... Syntax: Operands: Operation: Status Affected: C, DC, Z Description: SWAPF Syntax: Operands: Operation: Status Affected: None Description: PIC12F519 Enter SLEEP Mode [label ] SLEEP None 00h → WDT; 0 → WDT prescaler; 1 → TO; 0 → PD Time-out Status bit (TO) is set. The Power-down Status bit (PD) is cleared ...
Page 58
... PIC12F519 TRIS Load TRIS Register Syntax: [ label ] TRIS f Operands (W) → TRIS register f Operation: Status Affected: None Description: TRIS register ‘f’ loaded with the contents of the W register. XORLW Exclusive OR literal with W Syntax: [label ] XORLW k 0 ≤ k ≤ 255 Operands: (W) .XOR. k → (W) ...
Page 59
... MPLAB PM3 Device Programmer - PICkit™ 2 Development Programmer • Low-Cost Demonstration and Development Boards and Evaluation Kits © 2008 Microchip Technology Inc. PIC12F519 10.1 MPLAB Integrated Development Environment Software The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit micro- controller market ...
Page 60
... PIC12F519 10.2 MPASM Assembler The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs. The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging ...
Page 61
... Microchip Technology Inc. PIC12F519 10.9 MPLAB ICD 2 In-Circuit Debugger Microchip’s In-Circuit Debugger, MPLAB ICD powerful, low-cost, ...
Page 62
... PIC12F519 10.11 PICSTART Plus Development Programmer The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages pins. ...
Page 63
... This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. © 2008 Microchip Technology Inc. ............................................................................... -0. )...................................................................................................................± ...........................................................................................................±20 mA > – ∑ DIS PIC12F519 + 0.3V ∑ {( ∑(V – DS41319B-page 61 ...
Page 64
... PIC12F519 PIC12F519 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ T FIGURE 11-1: 6.0 5.5 5.0 4 (Volts) 4.0 3.5 3.0 2.5 2.0 0 FIGURE 11-2: MAXIMUM OSCILLATOR FREQUENCY TABLE LP XT EXTRC INTOSC 0 DS41319B-page 62 INTOSC ONLY Frequency (MHz) 200 kHz 4 MHz Frequency (MHz) ≤ +125° MHz © 2008 Microchip Technology Inc. ...
Page 65
... DC Characteristics TABLE 11-1: DC CHARACTERISTICS: PIC12F519 (INDUSTRIAL) DC CHARACTERISTICS Param Sym. Characteristic No. D001 V DD Supply Voltage D002 V DR RAM Data Retention Voltage D003 V Start Voltage to ensure POR V DD Power-on Reset D004 S Rise Rate to ensure VDD V DD Power-on Reset D005 I Supply Current During Prog/ DDP Erase ...
Page 66
... PIC12F519 TABLE 11-2: DC CHARACTERISTICS: PIC12F519 (Extended) DC CHARACTERISTICS Param Sym. Characteristic No. D001 V DD Supply Voltage D002 V DR RAM Data Retention Voltage D003 V Start Voltage to ensure POR V DD Power-on Reset D004 S Rise Rate to ensure VDD V DD Power-on Reset D005 I Supply Current During Prog/ DDP Erase ...
Page 67
... DD † Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input not recommended that the PIC12F519 be driven Note 1: with external clock in RC mode. ...
Page 68
... PIC12F519 TABLE 11-4: PULL-UP RESISTOR RANGES Temperature V (Volts) DD (°C) GP0/GP1 2.0 – 125 5.5 – 125 GP3 2.0 – 125 5.5 – 125 DS41319B-page 66 Min. Typ. 73K 105K 73K 113K 82K 123K 86K 132K 15K 21K 15K 22K 19K 26K 23K ...
Page 69
... Timing Parameter Symbology and Load Conditions – PIC12F519 The timing parameter symbols have been created following one of the following formats: 1. TppS2ppS 2. TppS T F Frequency Lowercase subscripts (pp) and their meanings CLKOUT cy Cycle time drt Device Reset Timer io I/O port Uppercase letters and their meanings: ...
Page 70
... PIC12F519 11.3 AC Characteristics TABLE 11-5: EXTERNAL CLOCK TIMING REQUIREMENTS AC CHARACTERISTICS Param Sym. Characteristic No External CLKIN Frequency OSC Oscillator Frequency 1 T External CLKIN Period OSC (2) Oscillator Period 2 T Instruction Cycle Time CY 3 TosL, Clock in (OSC1) Low or High TosH Time 4 TosR, Clock in (OSC1) Rise or Fall ...
Page 71
... V must be capacitively decoupled as close 20, 21 PIC12F519 ≤ +85°C (industrial), A ≤ +125°C (extended) A Conditions MHz 3.5V, 25C MHz 2.5V ≤ V ≤ 5.5V DD 0°C ≤ T ≤ +85°C A MHz 2.0V ≤ V ≤ 5.5V DD -40°C ≤ T ≤ ...
Page 72
... PIC12F519 TABLE 11-7: TIMING REQUIREMENTS Standard Operating Conditions (unless otherwise specified) Operating Temperature AC CHARACTERISTICS Operating Voltage V Param Sym. No OSC1↑ (Q1 cycle) to Port Out Valid OSC1↑ (Q2 cycle) to Port Input Invalid (I/O in hold OS IO (2) time Port Input Valid to OSC1↑ (I/O in setup time) ...
Page 73
... TABLE 11-8: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER – PIC12F519 AC CHARACTERISTICS Param Sym. Characteristic No MCLR Pulse Width (low Watchdog Timer Time-out Period WDT (no prescaler Device Reset Timer Period DRT Standard Short 34 T I/O High-impedance from MCLR IOZ low * These parameters are characterized but not tested. ...
Page 74
... Standard Operating Conditions (unless otherwise specified) Operating Temperature -40°C ≤ T ≤ +85°C (industrial) A -40°C ≤ T ≤ +125°C (extended) A Operating Voltage V range is described in DD Section TABLE 11-3: “DC CHARACTERISTICS: PIC12F519 (Industrial, Extended)” (1) Min. Typ Max (1) Max. Units Conditions — ...
Page 75
... Typical: Statistical Mean @25°C 700 Maximum: Mean (Worst-Case Temp) + 3σ (-40°C to 125°C) 600 500 400 300 200 100 © 2008 Microchip Technology Inc. vs. F OVER V (XT, EXTRC mode) OSC (MHz) OSC vs. F OVER V (XT, EXTRC mode) OSC (MHz) OSC PIC12F519 DS41319B-page 73 ...
Page 76
... PIC12F519 FIGURE 12-3: I vs. V OVER 120 Typical: Statistical Mean @25°C Industrial: Mean (Worst-Case Temp) + 3σ (-40°C to 85°C) Extended: Mean (Worst-Case Temp) + 3σ (-40°C to 125°C) 100 DS41319B-page 74 (LP MODE) OSC 32 kHz Maximum Extended 32 kHz Maximum Industrial ( kHz Typical 6 5 © 2008 Microchip Technology Inc. ...
Page 77
... Microchip Technology Inc. vs. V (SLEEP MODE, ALL PERIPHERALS DISABLED) DD 3.0 3.5 4.0 V (V) DD vs. V (SLEEP MODE, ALL PERIPHERALS DISABLED) DD Max. 125°C Max. 85°C 3.0 3.5 4.0 V (V) DD PIC12F519 4.5 5.0 5.5 4.5 5.0 5.5 DS41319B-page 75 ...
Page 78
... PIC12F519 FIGURE 12-6: TYPICAL WDT Typical: Statistical Mean @25°C Maximum: Mean (Worst-Case Temp) + 3σ (-40°C to 125° 2.0 2.5 FIGURE 12-7: MAXIMUM WDT I 25.0 Typical: Statistical Mean @25°C Maximum: Mean (Worst-Case Temp) + 3σ (-40°C to 125°C) 20.0 15.0 10.0 5.0 0.0 2 ...
Page 79
... OVER TEMPERATURE (NO PRESCALER) DD Typical: Statistical Mean @25°C Maximum: Mean (Worst-Case Temp) + 3σ (-40°C to 125°C) 3.0 3.5 4 3.0V) DD Max. 125°C Max. 85°C Typical 25°C Min. -40°C 6.5 7.0 7.5 8.0 8.5 I (mA) OL PIC12F519 4.5 5.0 5.5 9.0 9.5 10.0 DS41319B-page 77 ...
Page 80
... PIC12F519 FIGURE 12-10: V vs. I OVER TEMPERATURE ( 0.45 Typical: Statistical Mean @25°C 0.40 Typical: Statistical Mean @25×C Maximum: Mean (Worst-Case Temp) + 3σ Maximum: Meas + 3 (-40°C to 125°C) 0.35 0.30 0.25 0.20 0.15 0.10 0.05 0.00 5.0 5.5 6.0 FIGURE 12-11: V vs. I ...
Page 81
... Microchip Technology Inc. = 5.0V) DD -1.5 -2.0 -2.5 -3.0 -3.5 I (mA Max. -40°C Typ. 25°C Min. 125°C 3.0 3.5 4.0 4.5 V (V) DD PIC12F519 Max. -40°C Typ. 25°C Min. 125°C -4.0 -4.5 -5.0 5.0 5.5 DS41319B-page 79 ...
Page 82
... PIC12F519 FIGURE 12-14: SCHMITT TRIGGER INPUT THRESHOLD V 4.0 Typical: Statistical Mean @25°C 3.5 Maximum: Mean (Worst-Case Temp) + 3σ (-40°C to 125°C) 3.0 2.5 2.0 1.5 1.0 0.5 2.0 2.5 FIGURE 12-15: DEVICE RESET TIMER (XT AND LP) vs 2.0 2.5 DS41319B-page 80 vs 3.0 3 ...
Page 83
... Microchip part number, year code, week code, and traceability * code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price. © 2008 Microchip Technology Inc. PIC12F519 Example 12F519-I /P017 0610 ...
Page 84
... PIC12F519 /HDG 3ODVWLF 'XDO ,Q /LQH 3 ± 1RWH 1RWHV DS41319B-page 82 PLO %RG\ >3',3@ © 2008 Microchip Technology Inc. ...
Page 85
... Microchip Technology Inc. PIC12F519 PP %RG\ >62,&@ α φ β DS41319B-page 83 ...
Page 86
... PIC12F519 /HDG 3ODVWLF 6PDOO 2XWOLQH 61 ± 1DUURZ 1RWH DS41319B-page 84 PP %RG\ >62,&@ © 2008 Microchip Technology Inc. ...
Page 87
... Microchip Technology Inc. PIC12F519 I φ DS41319B-page 85 ...
Page 88
... PIC12F519 /HDG 3ODVWLF 'XDO )ODW 1R /HDG 3DFNDJH 0& ± 1RWH 1RWHV DS41319B-page 86 PP %RG\ >')1@ © 2008 Microchip Technology Inc. ...
Page 89
... Microchip Technology Inc. PIC12F519 PP %RG\ >')1@ DS41319B-page 87 ...
Page 90
... PIC12F519 APPENDIX A: REVISION HISTORY Revision A (May 2007) Original release of this document. Revision B (September 2008) Added DC and AC Characteristics graphs; Updated Electrical Characteristics section; Updated Package Drawings and made general edits. DS41319B-page 88 © 2008 Microchip Technology Inc. ...
Page 91
... Microchip Technology Inc. PIC12F519 M Memory Map PIC12F519 ................................................................. 13 Memory Organization ......................................................... 13 Data EEPROM Memory ............................................. 21 Program Memory (PIC12F519) .................................. 13 Microchip Internet Web Site................................................ 91 MPLAB ASM30 Assembler, Linker, Librarian ..................... 58 MPLAB ICD 2 In-Circuit Debugger ..................................... 59 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator...................................................... 59 MPLAB Integrated Development Environment Software.... 57 MPLAB PM3 Device Programmer ...
Page 92
... PIC12F519 T Timer0 Timer0 (TMR0) Module ............................................... 31 TMR0 with External Clock........................................... 33 Timing Diagrams and Specifications................................... 67 Timing Parameter Symbology and Load Conditions........... 67 TRIS Registers.................................................................... 23 W Wake-up from Sleep ........................................................... 47 Watchdog Timer (WDT) ................................................ 37, 45 Period.......................................................................... 45 Programming Considerations ..................................... 45 WWW Address.................................................................... 91 WWW, On-Line Support........................................................ 3 Z Zero bit .................................................................................. 9 DS41319B-page 90 ...
Page 93
... Customers representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document. Technical support is available through the web site at: http://support.microchip.com PIC12F519 should contact their distributor, DS41319B-page 91 ...
Page 94
... Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y Device: PIC12F519 Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs you find the organization of this document easy to follow? If not, why? 4 ...
Page 95
... Tape and Reel available for only the following packages: SOIC, DFN and Note: MSOP. © 2008 Microchip Technology Inc. XXX Examples: Pattern a) PIC12F519-I/P package (Pb-free) b) PIC12F519T-I/SN = Tape and Reel, Industrial temp., SOIC package c) PIC12F519 - E/MS 303 = Extended temp., MSOP package, QTP pattern #303 PIC12F519 . = Industrial temp., PDIP DS41319B-page 93 ...
Page 96
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...