PIC16F631-I/SS Microchip Technology, PIC16F631-I/SS Datasheet
PIC16F631-I/SS
Specifications of PIC16F631-I/SS
Available stocks
Related parts for PIC16F631-I/SS
PIC16F631-I/SS Summary of contents
Page 1
... Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2 through Table 6. The errata described in this document will be addressed in future revisions of the PIC16F631/677/685/687/689/ 690 silicon. Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current ...
Page 2
... PIC16F631/677/685/687/689/690 TABLE 2: SILICON ISSUE SUMMARY (PIC16F631) Module Feature Number Timer1 Ext. Crystal Timer1 Ext. Crystal Timer1 Ext. Crystal WDT/Timer0 Prescaler Note 1: Only those issues indicated in the last column apply to the current silicon revision. TABLE 3: SILICON ISSUE SUMMARY (PIC16F677) Module Feature Number ...
Page 3
... PIC16F631/677/685/687/689/690 TABLE 5: SILICON ISSUE SUMMARY (PIC16F687/PIC16F689) Module Feature EUSART Wake-up EUSART Auto-Baud EUSART Auto-Baud EUSART Auto-Baud EUSART Auto-Baud EUSART Reset EUSART Extra Character SSP Start Bit SSP SSPIF Flag ADC/INTOSC Freq. Disturbance Timer1 Ext. Crystal Timer1 Ext. Crystal Timer1 Ext. Crystal ...
Page 4
... PIC16F631/677/685/687/689/690 Silicon Errata Issues Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision. 1. Module: EUSART (PIC16F687/689/690 only) 1.1 WUE Bit is not clearing. ...
Page 5
... PIC16F631/677/685/687/689/690 1.5 Auto-baud sequence cannot be aborted in some cases auto-baud is started but no edges are received, there is no way to leave Auto-Baud mode. Work around Use the Watchdog Timer to reset the entire device. Fix Rev. A5 Silicon and later revisions. Affected Silicon Revisions PIC16F687/PIC16F689/PIC16F690 A3 A4 ...
Page 6
... PIC16F631/677/685/687/689/690 2. Module: SSP (PIC16F687/689/690 only) 2.1 SSP module does not recognize first Start bit received any of the I C™ modes, the SSP module will fail to recognize the first Start bit received after a transition from module disable to module enable. Subsequent Stop bits and Start bits are detected properly ...
Page 7
... PIC16F631/677/685/687/689/690 3. Module: ECCP with Auto-Shutdown (Silicon Rev. A4 and previous revisions) (PIC16F685 and PIC16F690 only) The PIC16F631/677/685/687/689/690 Rev. A4 silicon for the ECCP auto-shutdown is connected to the C1IF and C2IF flags. See Figures 8-2 and 8-3 on the following page. The auto-shutdown connection (Rev. A4 and previous) to C1IF and C2IF causes the auto- shutdown to incorrectly operate synchronously ...
Page 8
... PIC16F631/677/685/687/689/690 FIGURE 8-3: COMPARATOR C2 SIMPLIFIED BLOCK DIAGRAM C2CH<1:0> 2 C12IN0- 0 C12IN1- 1 C2V MUX C2IN2- 2 C2V C2IN3- 3 C2R C2IN+ 0 MUX FixedRef 1 0 MUX CV REF 1 Note 1: C2V REN 2: 3: FIGURE 1: SILICON REVISION A4 AND PREVIOUS VS. REVISION A5 A4 and previous revisions CCP Output Rev. A5 CCP Output ...
Page 9
... REF Due to the time from Timer1 overflow to the reload being application specific, wait for the timer to increment before beginning the reload sequence. This ensures the timer does not miss a rising edge during reload. Affected Silicon Revisions PIC16F631/PIC16F677 REF A1 X PIC16F685/PIC16F687/PIC16F689/ PIC16F690 A3 ...
Page 10
... Timer1 external oscillator, the shared crystal will clock both the core and Timer1. On execution of the SLEEP instruction, the oscillator amplifier will be disabled and Timer1 will not be clocked while the device is in Sleep. Work around None. Affected Silicon Revisions will further DD PIC16F631/PIC16F677 A1 X PIC16F685/PIC16F687/PIC16F689/ PIC16F690 ...
Page 11
... Modify the TOSE bit in the OPTION register to the opposite configuration for the logic level on the T0CKI pin. 3. Select a prescaler rate other than 1:1 and issue a CLRWDT instruction before switching to the final prescaler rate. Affected Silicon Revisions PIC16F631/PIC16F677 A1 X PIC16F685/PIC16F687/PIC16F689/ PIC16F690 ...
Page 12
... Note: Corrections are shown in bold. Where possible, the original bold text formatting has been removed for clarity. 1. Module: Peripheral Features Corrections to Table 1: PIC16F631 Summary. TABLE 1: PIC16F631 PIN SUMMARY I/O Pin Analog Comparators RA0 19 AN0/ULPWU RA1 18 — RA2 17 — ...
Page 13
... Updated Errata to new format. Deleted Module 6: SSP (PIC16F687/689/690). Added Module 5: Timer1; Added Module 6: Timer0 and WDT Prescaler Assignment Spurious Reset. Rev L Document (07/2009) Data Sheet Clarifications: Added Module 1: Peripheral Features (Table 1: PIC16F631 Pin Summary). Rev M Document (05/2010) Added Module 5.3. Section: DS80243M-page 13 ...
Page 14
... PIC16F631/677/685/687/689/690 NOTES: . DS80243M-page 14 2010 Microchip Technology Inc. ...
Page 15
... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 16
... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 2010 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...