PIC12C509-04E/P Microchip Technology, PIC12C509-04E/P Datasheet - Page 89
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12C509-04E/P
Manufacturer Part Number
PIC12C509-04E/P
Description
IC MCU OTP 1KX12 8DIP
Manufacturer
Microchip Technology
Series
PIC® 12Cr
Datasheets
1.PIC12C508A-04SM.pdf
(113 pages)
2.PIC12C508A-04SM.pdf
(4 pages)
3.PIC12C508-04P.pdf
(12 pages)
Specifications of PIC12C509-04E/P
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Size
1.5KB (1K x 12)
Program Memory Type
OTP
Ram Size
41 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
8-DIP (0.300", 7.62mm)
For Use With
DVMCPA - KIT DVR BOARD EVAL SYSTEM MXDEV1DVA12XP080 - ADAPTER DEVICE FOR MPLAB-ICE
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Connectivity
-
FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING -
TABLE 13-5:
Note 1: Data in the Typical (“Typ”) column is at 5V, 25 C unless otherwise stated. These parameters are for design
Note 2: See Table 13-6.
Parameter
AC Characteristics Standard Operating Conditions (unless otherwise specified)
1999 Microchip Technology Inc.
* These parameters are characterized but not tested.
Watchdog
No.
30
31
32
34
Timeout
(Note 2)
Internal
Internal
RESET
RESET
I/O pin
(Note 1)
MCLR
Timer
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
POR
DRT
V
guidance only and are not tested.
DD
2: Runs in MCLR or WDT reset only in XT and LP modes.
TmcL
T
Sym
Twdt
Tio
DRT
PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A,
PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519
RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508A,
PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A,
PIC12LCR509A, PIC12LCE518 and PIC12LCE519
Z
Operating Temperature
Operating Voltage V
Characteristic
MCLR Pulse Width (low)
Watchdog Timer Time-out Period
(No Prescaler)
Device Reset Timer Period
I/O Hi-impedance from MCLR Low
32
DD
range is described in Section 13.1
(2)
–40 C
–40 C
34
0 C
30
T
T
T
2000*
A
A
A
Min
—
9*
9*
+70 C (commercial)
+85 C (industrial)
+125 C (extended)
Typ
18*
18*
—
—
32
(1)
2000*
Max
30*
30*
—
31
Units
ms
ms
ns
ns
34
PIC12C5XX
V
V
V
DD
DD
DD
= 5 V
= 5 V (Commercial)
= 5 V (Commercial)
32
Conditions
DS40139E-page 89