ATMEGA8-16MUR Atmel, ATMEGA8-16MUR Datasheet
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATMEGA8-16MUR
Specifications of ATMEGA8-16MUR
Related parts for ATMEGA8-16MUR
ATMEGA8-16MUR Summary of contents
Page 1
... PDIP, 32-lead TQFP, and 32-pad QFN/MLF • Operating Voltages – 2.7V - 5.5V (ATmega8L) – 4.5V - 5.5V (ATmega8) • Speed Grades – 8MHz (ATmega8L) – 16MHz (ATmega8) • Power Consumption at 4Mhz, 3V, 25°C – Active: 3.6mA – Idle Mode: 1.0mA – Power-down Mode: 0.5µA ® ® ...
Page 2
... GND 5 VCC 6 (XTAL1/TOSC1) PB6 7 (XTAL2/TOSC2) PB7 8 MLF Top View (INT1) PD3 1 (XCK/T0) PD4 2 GND 3 VCC 4 GND 5 VCC 6 (XTAL1/TOSC1) PB6 7 (XTAL2/TOSC2) PB7 8 ATmega8(L) 24 PC1 (ADC1) 23 PC0 (ADC0) 22 ADC7 21 GND 20 AREF 19 ADC6 18 AVCC 17 PB5 (SCK) PC1 (ADC1) 24 PC0 (ADC0) 23 ADC7 22 GND 21 20 AREF ...
Page 3
... Overview The ATmega8 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption ver- sus processing speed. Block Diagram Figure 1 ...
Page 4
... RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications. The ATmega8 AVR is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits. ...
Page 5
... As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATmega8 as listed on 63. RESET Reset input ...
Page 6
... QFN/MLF Package These pins are powered from the analog supply and serve as 10-bit ADC channels. Only) 2486ZS–AVR–02/11 , even if the ADC is not used. If the ADC is used, it should be con- CC through a low-pass filter. Note that Port C (5..4) use digital supply voltage ATmega8( ...
Page 7
... A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. Note: Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. 2486ZS–AVR–02/11 1. ATmega8(L) 7 ...
Page 8
... ACIE REFS0 ADLAR – MUX3 ADSC ADFR ADIF ADIE ADC Data Register High byte ADC Data Register Low byte Two-wire Serial Interface Data Register TWA5 TWA4 TWA3 TWA2 ATmega8(L) Bit 2 Bit 1 Bit – SP10 SP9 SP8 SP2 SP1 SP0 – – ...
Page 9
... Bit 6 Bit 5 Bit 4 Bit 3 TWS6 TWS5 TWS4 TWS3 Two-wire Serial Interface Bit Rate Register (“USART” on page 129) for details on how to access UBRRH and UCSRC 146) ATmega8(L) Bit 2 Bit 1 Bit 0 TWPS1 TWPS0 – Page 166 165 (“Accessing 9 ...
Page 10
... PC←PC then PC ← then PC ← then PC ← then PC ← then PC ← then PC ← then PC ← then PC ← ⊕ then PC ← ⊕ then PC ← then PC ← then PC ← then PC ← then PC ← then PC ← then PC ← ATmega8(L) Operation Flags #Clocks , ...
Page 11
... Rd(3..0)←Rd(7..4),Rd(7..4)←Rd(3..0) SREG(s) ← 1 SREG(s) ← ← Rr(b) Rd(b) ← ← ← ← ← ← ← ← ← ← ← ← ← ← 1 ATmega8(L) Operation Flags #Clocks None None None None None None None None None None None None None None ...
Page 12
... Clear T in SREG SEH Set Half Carry Flag in SREG CLH Clear Half Carry Flag in SREG MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep 2486ZS–AVR–02/11 Description T ← ← ← 0 (see specific descr. for Sleep function) ATmega8(L) Operation Flags #Clocks None None ...
Page 13
... Lead Pitch 0.50mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 2486ZS–AVR–02/11 (2) Ordering Code Package ATmega8L-8AU 32A (3) ATmega8L-8AUR 32A ATmega8L-8PU 28P3 ATmega8L-8MU 32M1-A (3) ATmega8L-8MUR 32M1-A ATmega8-16AU 32A (3) ATmega8-16AUR 32A ATmega8-16PU 28P3 ATmega8-16MU 32M1-A (3) ATmega8-16MUR 32M1-A Package Type ATmega8(L) (1) Operation Range Industrial ° ° (- ...
Page 14
... San Jose, CA 95131 R 2486ZS–AVR–02/11 PIN 0°~7° TITLE 32A, 32-lead Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) ATmega8(L) A COMMON DIMENSIONS (Unit of Measure = mm) MIN MAX SYMBOL NOM NOTE A – – 1.20 A1 0.05 – 0. ...
Page 15
... Orchard Parkway San Jose, CA 95131 R 2486ZS–AVR–02/11 D PIN PLACES 0º ~ 15º REF eB TITLE 28P3, 28-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP) ATmega8(L) E1 COMMON DIMENSIONS (Unit of Measure = mm) MIN MAX SYMBOL NOM A – – 4.5724 A1 0.508 – – D 34.544 – ...
Page 16
... San Jose, CA 95131 R 2486ZS–AVR–02/ TITLE 32M1-A, 32-pad 1.0 mm Body, Lead Pitch 0.50 mm, 3.10 mm Exposed Pad, Micro Lead Frame Package (MLF) ATmega8(L) SIDE VIEW A3 A1 COMMON DIMENSIONS 0.08 C (Unit of Measure = mm) MIN MAX SYMBOL NOM A 0.80 0.90 1.00 A1 – 0.02 0.05 A2 – ...
Page 17
... Problem Fix / Workaround Use external capacitors in the range of 20pF - 36pF on XTAL1/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8 Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8 Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Cus- tomers who want compatibility between Rev ...
Page 18
... Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request. Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR reg- ister triggers an unexpected EEPROM interrupt request. Problem Fix / Workaround Always use OUT or SBI to set EERE in EECR. 2486ZS–AVR–02/11 ATmega8(L) 18 ...
Page 19
... Characteristics” on page 241 “Errata” on page 289. “DC Characteristics” on page 235 Table 98 on page 233. “Ordering Information” on page ATmega8(L) 13. Added Ording Information for has been corrected from 1.6ns to 1600ns. 209. with new V maximum value (0.9V and OL with V maximum value (2 ...
Page 20
... Rate Generator Unit” on page Table 98 on page 233. Table 103 on page 241. “Errata” on page 289. Table 7 on page 29, Table 15 on page “Calibrated Internal RC Oscillator” on page 30 ATmega8(L) 1. “DC Characteristics” on 32. 134. 97, Table 42 on page 115, Table 44 on 121. 134. ...
Page 21
... Table 102 on page 239. “Timer/Counter Oscillator” on page “Special Function IO Register – SFIOR” on page Figure 103 on page “Serial Programming Algorithm” on page to Table 97 on page 232 WD_FUSE 233. 235. ATmega8(L) moved to new section 285. 2. 42. 235. 189. 241. 30. in Table 16 on page ...
Page 22
... Updated drawings in 2486ZS–AVR–02/11 values in Table 15 on page BOT “ADC Characteristics” on page “ATmega8 Typical Characteristics” on page “Errata” on page 289. “Asynchronous Timer Clock – clk Figure 38 on page “Filling the Temporary Buffer (Page Loading)” on page 209 “EEPROM Write during Power-down Sleep Mode” on page “ ...
Page 23
... Table 84, “Explanation of Different Variables used in Figure 103 on page 208 and the 214. “Reading the Calibration Byte” on page 42, DC Characteristics on 241. “External Clock” on page Table 99, “External Clock Drive,” on page 167. “ATmega8 Typical Characteristics” on page ATmega8(L) page 289. 241. 55. 59. 127, Table 59, “ ...
Page 24
Changes from Rev. 1. Updated TWI Chapter. 2486B-12/01 to More details regarding use of the TWI Power-down operation and using the TWI as Master Rev. 2486C-03/02 with low TWBRR values are added into the datasheet. Added the note at the ...
Page 25
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...