PIC16C54C-20I/SO Microchip Technology, PIC16C54C-20I/SO Datasheet - Page 35
![IC MCU OTP 512X12 18SOIC](/photos/6/76/67656/150-18-soic_sml.jpg)
PIC16C54C-20I/SO
Manufacturer Part Number
PIC16C54C-20I/SO
Description
IC MCU OTP 512X12 18SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Specifications of PIC16C54C-20I/SO
Program Memory Type
OTP
Program Memory Size
768B (512 x 12)
Package / Case
18-SOIC (7.5mm Width)
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
12
Ram Size
25 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16C
Core
PIC
Data Bus Width
8 bit
Data Ram Size
25 B
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
12
Number Of Timers
1
Operating Supply Voltage
2.5 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
ICE2000
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
309-1075 - ADAPTER 18-SOIC TO 18-SOIC309-1011 - ADAPTER 18-SOIC TO 18-DIP309-1010 - ADAPTER 18-SOIC TO 18-DIPAC164002 - MODULE SKT PROMATEII 18/28SOIC
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C54C-20I/SO
Manufacturer:
MICROCHIP
Quantity:
1 200
6.7
The INDF Register is not a physical register.
Addressing INDF actually addresses the register
whose address is contained in the FSR Register (FSR
is a pointer ). This is indirect addressing.
EXAMPLE 6-1:
• Register file 08 contains the value 10h
• Register file 09 contains the value 0Ah
• Load the value 08 into the FSR Register
• A read of the INDF Register will return the value
• Increment the value of the FSR Register by one
• A read of the INDF register now will return the
Reading INDF itself indirectly (FSR = 0) will produce
00h. Writing to the INDF Register indirectly results in a
no-operation (although STATUS bits may be affected).
A simple program to clear RAM locations 10h-1Fh
using indirect addressing is shown in Example 6-2.
FIGURE 6-10:
bank select
of 10h
(FSR = 09h)
value of 0Ah.
2002 Microchip Technology Inc.
Note 1: For register map detail see Section 6.2.
(FSR)
6
5
Indirect Data Addressing; INDF
and FSR Registers
Direct Addressing
location select
Data
Memory
4
INDIRECT ADDRESSING
DIRECT/INDIRECT ADDRESSING
3
(opcode)
(1)
2
1Fh
00h
0Fh
10h
1
0
Bank 0
00
3Fh
Bank 1
01
Preliminary
Addresses map back to
addresses in Bank 0.
5Fh
Bank 2
10
EXAMPLE 6-2:
NEXT
CONTINUE
The FSR is either a 5-bit (PIC16C54, PIC16CR54,
PIC16C55,
(PIC16C57, PIC16CR57, PIC16C58, PIC16CR58)
wide register. It is used in conjunction with the INDF
Register to indirectly address the data memory area.
The FSR<4:0> bits are used to select data memory
addresses 00h to 1Fh.
PIC16C54,
PIC16CR56: These do not use banking. FSR<6:5> bits
are unimplemented and read as '1's.
PIC16C57, PIC16CR57, PIC16C58, PIC16CR58:
FSR<6:5> are the bank select bits and are used to
select the bank to be addressed (00 = bank 0,
01 = bank 1, 10 = bank 2, 11 = bank 3).
7Fh
Bank 3
11
MOVLW
MOVWF
CLRF
INCF
BTFSC
GOTO
:
PIC16CR54,
PIC16C56,
HOW TO CLEAR RAM
USING INDIRECT
ADDRESSING
H’10’
FSR
INDF
FSR,F
FSR,4
NEXT
6
Indirect Addressing
PIC16C5X
bank
PIC16CR56)
5
PIC16C55,
;initialize pointer
; to RAM
;clear INDF Register
;inc pointer
;all done?
;NO, clear next
;YES, continue
4
(FSR)
3
DS30453D-page 33
location select
2
PIC16C56,
1
or
0
7-bit