ATTINY26-16SU Atmel, ATTINY26-16SU Datasheet - Page 68

• Manufacturer Part Number: ATTINY26-16SU
• Description: IC AVR MCU 2K 16MHZ IND 20-SOIC
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY26-16SU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: USI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 2KB (1K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 128 x 8
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 11x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 20-SOIC (7.5mm Width)
• Package: 20SOIC
• Device Core: AVR
• Family Name: ATtiny
• Maximum Speed: 16 MHz
• Operating Supply Voltage: 5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 16
• Interface Type: SPI/USI
• On-chip Adc: 11-chx10-bit
• Number Of Timers: 2
• Processor Series: ATTINY2x
• Core: AVR8
• Data Ram Size: 128 B
• Maximum Clock Frequency: 16 MHz
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• Cpu Family: ATtiny
• Device Core Size: 8b
• Frequency (max): 16MHz
• Total Internal Ram Size: 128Byte
• # I/os (max): 16
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 4.5V
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 20
• Package Type: SOIC
• For Use With: ATSTK600-DIP40 - STK600 SOCKET/ADAPTER 40-PDIP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK505 - ADAPTER KIT FOR 14PIN AVR MCU
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

68
ATtiny26(L)
Figure 39. Timer/Counter1 Synchronization Register Block Diagram
Timer/Counter1 and the prescaler allow running the CPU from any clock source while the pres-
caler is operating on the fast 64 MHz PCK clock in the asynchronous mode.
Note that the system clock frequency must be lower than one half of the PCK frequency. Only
when the system clock is generated from PCK dividing that by two, the ratio of the PCK/system
clock can be exactly two. The synchronization mechanism of the asynchronous Timer/Counter1
needs at least two edges of the PCK when the system clock is high. If the frequency of the sys-
tem clock is too high, it is a risk that data or control values are lost.
The following Figure 40 shows the block diagram for Timer/Counter1.
CK
PCK
PCKE
SYNC
MODE
ASYNC
MODE
IO-registers
OCR1A
OCR1B
OCR1C
TCCR1A
TCCR1B
TCNT1
OCF1A
OCF1B
TOV1
1/2PCK -1CK delay
Input syncronization
registers
1CK delay
S
A
OCR1A_SI
OCR1B_SI
OCR1C_SI
TCCR1A_SI
TCCR1B_SI
TCNT1_SI
OCF1A_SI
OCF1B_SI
TOV1_SI
1PCK delay
8-BIT DATABUS
S
A
Timer/Counter1
TCNT1
1/2PCK -1CK delay
Output
syncronization
registers
TCNT_SO
OCF1A_SO
OCF1B_SO
TOV1_SO
no delay
no delay
Output
multiplexers
S
A
S
A
S
A
S
A
TCNT1
OCF1A
OCF1B
TOV1
1477K–AVR–08/10