ATTINY45-15SZ Atmel, ATTINY45-15SZ Datasheet - Page 102
![MCU AVR 4K FLASH 15MHZ 8-SOIC](/photos/6/50/65032/453-8-soic_sml.jpg)
ATTINY45-15SZ
Manufacturer Part Number
ATTINY45-15SZ
Description
MCU AVR 4K FLASH 15MHZ 8-SOIC
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet
1.ATTINY25-15MZ.pdf
(196 pages)
Specifications of ATTINY45-15SZ
Package / Case
8-SOIC (3.9mm Width)
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Speed
16MHz
Number Of I /o
6
Eeprom Size
256 x 8
Core Processor
AVR
Program Memory Type
FLASH
Ram Size
256 x 8
Program Memory Size
4KB (4K x 8)
Data Converters
A/D 4x10b
Oscillator Type
Internal
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Connectivity
USI
Core Size
8-Bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY45-15SZ
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
- Current page: 102 of 196
- Download datasheet (4Mb)
16.2.5
102
ATtiny25/45/85
Start Condition Detector
Referring to the timing diagram (Figure 16-5.), a bus transfer involves the following steps:
If the Slave is not able to receive more data it does not acknowledge the data byte it has last
received. When the Master does a read operation it must terminate the operation by force the
acknowledge bit low after the last byte transmitted.
Figure 16-6. Start Condition Detector, Logic Diagram
The start condition detector is shown in Figure 16-6. The SDA line is delayed (in the range of 50
to 300 ns) to ensure valid sampling of the SCL line. The start condition detector is only enabled
in Two-wire mode.
The start condition detector is working asynchronously and can therefore wake up the processor
from the Power-down sleep mode. However, the protocol used might have restrictions on the
SCL hold time. Therefore, when using this feature in this case the Oscillator start-up time set by
the CKSEL Fuses (see
into the consideration. Refer to the USISIF bit description on page 104 for further details.
1. The a start condition is generated by the Master by forcing the SDA low line while the
2. In addition, the start detector will hold the SCL line low after the Master has forced an
3. The Master set the first bit to be transferred and releases the SCL line (C). The Slave
4. After eight bits are transferred containing slave address and data direction (read or
5. If the Slave is addressed it holds the SDA line low during the acknowledgment cycle
6. Multiple bytes can now be transmitted, all in same direction, until a stop condition is
SCL line is high (A). SDA can be forced low either by writing a zero to bit 7 of the Shift
Register, or by setting the corresponding bit in the PORT Register to zero. Note that the
Data Direction Register bit must be set to one for the output to be enabled. The slave
device’s start detector logic (Figure 16-6.) detects the start condition and sets the
USISIF Flag. The flag can generate an interrupt if necessary.
negative edge on this line (B). This allows the Slave to wake up from sleep or complete
its other tasks before setting up the Shift Register to receive the address. This is done
by clearing the start condition flag and reset the counter.
samples the data and shift it into the Serial Register at the positive edge of the SCL
clock.
write), the Slave counter overflows and the SCL line is forced low (D). If the slave is not
the one the Master has addressed, it releases the SCL line and waits for a new start
condition.
before holding the SCL line low again (i.e., the Counter Register must be set to 14
before releasing SCL at (D)). Depending of the R/W bit the Master or Slave enables its
output. If the bit is set, a master read operation is in progress (i.e., the slave drives the
SDA line) The slave can hold the SCL line low after the acknowledge (E).
given by the Master (F). Or a new start condition is given.
Write( USISIF)
SDA
SCL
“Clock Systems and their Distribution” on page
D Q
CLR
D Q
CLR
21) must also be taken
USISIF
CLOCK
HOLD
7598H–AVR–07/09
Related parts for ATTINY45-15SZ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATtiny45](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATtiny45 Automotive](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATTINY45-20SU](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY45-20PU](/photos/6/50/65033/313-8-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 8DIP
Manufacturer:
Atmel
Datasheet:
![ATTINY45-20SUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 4KB FLASH 20MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY45-20XU](/photos/6/83/68331/453-8-tssop_tmb.jpg)
Part Number:
Description:
IC MCU AVR 4K FLASH 20MHZ 8TSSOP
Manufacturer:
Atmel
Datasheet:
![ATTINY45-20MU](/photos/6/87/68751/313-20-qfn_tmb.jpg)
Part Number:
Description:
IC AVR MCU FLASH 4K 20MHZ 20MLF
Manufacturer:
Atmel
Datasheet:
![ATTINY45-20XUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 4KB FLASH 20MHZ 8TSSOP
Manufacturer:
Atmel
Datasheet:
![ATTINY45-20SH](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC MCU AVR 4KB FLASH 20MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY45-20MUR](/photos/6/87/68751/313-20-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 4KB FLASH 20MHZ 20QFN
Manufacturer:
Atmel
Datasheet: