PIC18F44J11-I/PT Microchip Technology, PIC18F44J11-I/PT Datasheet - Page 7
![IC PIC MCU FLASH 16KB 44-TQFP](/photos/6/82/68251/c04-076_pt_sml.jpg)
PIC18F44J11-I/PT
Manufacturer Part Number
PIC18F44J11-I/PT
Description
IC PIC MCU FLASH 16KB 44-TQFP
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr
Datasheets
1.MA180023.pdf
(528 pages)
2.PIC18LF24J10-ISS.pdf
(32 pages)
3.PIC18F24J11-ISS.pdf
(14 pages)
Specifications of PIC18F44J11-I/PT
Core Size
8-Bit
Program Memory Size
16KB (8K x 16)
Core Processor
PIC
Speed
48MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
34
Program Memory Type
FLASH
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
2.15 V ~ 3.6 V
Data Converters
A/D 13x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Controller Family/series
PIC18
No. Of I/o's
22
Ram Memory Size
3.6875KB
Cpu Speed
48MHz
No. Of Timers
5
No. Of Pwm Channels
2
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3776 B
Interface Type
EUSART, I2C, SPI
Maximum Clock Frequency
48 MHz
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM183022, DM183032, DV164136, MA180023
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 13 Channel
Package
44TQFP
Device Core
PIC
Family Name
PIC18
Maximum Speed
48 MHz
Operating Supply Voltage
2.5|3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164322 - MODULE SOCKET MPLAB PM3 28/44QFN
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC18F44J11-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
2.3
Figure 2-5 shows the high-level overview of the
programming process. First, a Bulk Erase is performed.
Next, the code memory is programmed. Since the only
nonvolatile Configuration Words are within the code
memory space, they too are programmed as if they
were code. Code memory (including the Configuration
Words) is then verified to ensure that programming was
successful.
FIGURE 2-5:
FIGURE 2-6:
© 2009 Microchip Technology Inc.
MCLR
V
PGD
PGC
DD
Overview of the Programming
Process
Program Memory
Verify Program
Enter ICSP™
Perform Bulk
P13
HIGH-LEVEL
PROGRAMMING FLOW
ENTERING PROGRAM/VERIFY MODE
Exit ICSP
Erase
Done
Done
Start
P1
P19
V
b31
PIC18F2XJXX/4XJXX FAMILY
IH
0
b30
1
Program/Verify Entry Code = 4D434850h
b29
0
b28
P2B
0
P2A
b27
2.4
Entry into ICSP modes for PIC18F2XJXX/4XJXX family
devices is somewhat different than previous PIC18
devices. As shown in Figure 2-6, entering ICSP
Program/Verify mode requires three steps:
1.
2.
3.
The programming voltage applied to MCLR is V
essentially, V
for holding at V
least P19 must elapse before presenting the key
sequence on PGD.
The key sequence is a specific 32-bit pattern,
‘0100 1101 0100 0011 0100 1000 0101 0000’
(more easily remembered as 4D434850h in hexa-
decimal). The device will enter Program/Verify mode
only if the sequence is valid. The Most Significant bit of
the most significant nibble must be shifted in first.
Once the key sequence is complete, V
applied to MCLR and held at that level for as long as
Program/Verify mode is to be maintained. An interval of
at least time, P20 and P12, must elapse before present-
ing data on PGD. Signals appearing on PGD before P12
has elapsed may not be interpreted as valid.
On successful entry, the program memory can be
accessed and programmed in serial fashion. While in
the Program/Verify mode, all unused I/Os are placed in
the high-impedance state.
Exiting Program/Verify mode is done by removing V
from MCLR, as shown in Figure 2-7. The only require-
ment for exit is that an interval, P16, should elapse
between the last clock and program signals on PGC
and PGD before removing V
When V
the ordinary operational mode and begin executing the
application instructions.
1
...
Voltage is briefly applied to the MCLR pin.
A 32-bit key sequence is presented on PGD.
Voltage is reapplied to MCLR and held.
IH
Entering and Exiting ICSP™
Program/Verify Mode
is reapplied to MCLR, the device will enter
b3
0
DD
IH
. There is no minimum time requirement
b2
. After V
0
b1
0
V
IH
IH
is removed, an interval of at
b0
0
IH
.
P20
DS39687E-page 7
P12
IH
must be
IH
, or
IH