DSPIC33FJ12MC202-I/SP Microchip Technology, DSPIC33FJ12MC202-I/SP Datasheet - Page 283
![IC DSPIC MCU/DSP 12K 28DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
DSPIC33FJ12MC202-I/SP
Manufacturer Part Number
DSPIC33FJ12MC202-I/SP
Description
IC DSPIC MCU/DSP 12K 28DIP
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheets
1.PIC24HJ12GP201-ISO.pdf
(84 pages)
2.DSPIC33FJ12MC201-ISO.pdf
(288 pages)
3.DSPIC33FJ12MC201-ISO.pdf
(14 pages)
4.DSPIC33FJ12MC202-IML.pdf
(282 pages)
Specifications of DSPIC33FJ12MC202-I/SP
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
12KB (12K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 6x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-DIP (0.300", 7.62mm)
Core Frequency
40MHz
Core Supply Voltage
2.75V
Embedded Interface Type
I2C, JTAG, SPI, UART
No. Of I/o's
21
Flash Memory Size
12KB
Supply Voltage Range
3V To 3.6V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164337 - MODULE SOCKET FOR PM3 40DIPDM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Reset
Reset Sequence ................................................................. 67
Resets ................................................................................. 59
S
Serial Peripheral Interface (SPI) ....................................... 167
Software Reset Instruction (SWR) ...................................... 65
Software Simulator (MPLAB SIM)..................................... 218
Software Stack Pointer, Frame Pointer
© 2009 Microchip Technology Inc.
IFS1 (Interrupt Flag Status 1) ..................................... 78
IFS3 (Interrupt Flag Status 3) ..................................... 79
IFS4 (Interrupt Flag Status 4) ..................................... 80
INTCON1 (Interrupt Control 1).................................... 73
INTCON2 (Interrupt Control 2).................................... 75
INTTREG Interrupt Control and Status Register......... 96
IPC0 (Interrupt Priority Control 0) ............................... 86
IPC1 (Interrupt Priority Control 1) ............................... 87
IPC14 (Interrupt Priority Control 14) ........................... 93
IPC15 (Interrupt Priority Control 15) ........................... 94
IPC16 (Interrupt Priority Control 16) ........................... 94
IPC18 (Interrupt Priority Control 18) ........................... 95
IPC2 (Interrupt Priority Control 2) ............................... 88
IPC3 (Interrupt Priority Control 3) ............................... 89
IPC4 (Interrupt Priority Control 4) ............................... 90
IPC5 (Interrupt Priority Control 5) ............................... 91
IPC7 (Interrupt Priority Control 7) ............................... 92
NVMCON (Flash Memory Control) ............................. 55
NVMKEY (Nonvolatile Memory Key) .......................... 56
OCxCON (Output Compare x Control) ..................... 147
OSCCON (Oscillator Control) ................................... 102
OSCTUN (FRC Oscillator Tuning) ............................ 105
P1DC3 (PWM Duty Cycle 3)..................................... 161
PLLFBD (PLL Feedback Divisor).............................. 104
PMD1 (Peripheral Module Disable
PMD2 (Peripheral Module Disable
PMD3 (Peripheral Module Disable
PWMxCON1 (PWM Control 1).................................. 155
PWMxCON2 (PWM Control 2).................................. 156
PxDC1 (PWM Duty Cycle 1) ..................................... 161
PxDC2 (PWM Duty Cycle 2) ..................................... 161
PxDTCON1 (Dead-Time Control 1) .......................... 157
PxDTCON2 (Dead-Time Control 2) .......................... 158
PxFLTACON (Fault A Control).................................. 159
PxOVDCON (Override Control) ................................ 160
PxSECMP (Special Event Compare)........................ 154
PxTCON (PWM Time Base Control)......................... 152
PxTMR (PWM Timer Count Value)........................... 153
PxTPER (PWM Time Base Period) .......................... 153
QEICON (QEI Control).............................................. 164
RCON (Reset Control) ................................................ 60
SPIxCON1 (SPIx Control 1)...................................... 169
SPIxCON2 (SPIx Control 2)...................................... 171
SPIxSTAT (SPIx Status and Control) ....................... 168
SR (CPU Status)................................................... 18, 72
T1CON (Timer1 Control)........................................... 136
T2CON Control ......................................................... 140
T3CON Control ......................................................... 141
TCxCON (Input Capture x Control)........................... 144
UxMODE (UARTx Mode).......................................... 182
UxSTA (UARTx Status and Control)......................... 184
Illegal Opcode ....................................................... 59, 65
Trap Conflict................................................................ 65
Uninitialized W Register........................................ 59, 65
Control Register 1)............................................ 109
Control Register 2)............................................ 110
Control Register 3)............................................ 111
Preliminary
dsPIC33FJ12MC201/202
Special Features of the CPU ............................................ 201
SPI Module
Symbols Used in Opcode Descriptions ............................ 210
System Control
T
Temperature and Voltage Specifications
Timer1 .............................................................................. 135
Timer2/3 ........................................................................... 137
Timing Characteristics
Timing Diagrams
Timing Requirements
Timing Specifications
CALLL Stack Frame ................................................... 44
SPI1 Register Map ..................................................... 38
Register Map .............................................................. 43
AC............................................................................. 230
CLKO and I/O ........................................................... 233
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,
12-bit A/D Conversion (ASAM = 0, SSRC = 000)..... 258
Brown-out Situations .................................................. 64
External Clock .......................................................... 231
I2Cx Bus Data (Master Mode) .................................. 251
I2Cx Bus Data (Slave Mode) .................................... 253
I2Cx Bus Start/Stop Bits (Master Mode)................... 251
I2Cx Bus Start/Stop Bits (Slave Mode)..................... 253
Input Capture (CAPx) ............................................... 239
Motor Control PWM .................................................. 241
Motor Control PWM Fault ......................................... 241
OC/PWM .................................................................. 240
Output Compare (OCx) ............................................ 239
QEA/QEB Input ........................................................ 242
QEI Module Index Pulse........................................... 243
Reset, Watchdog Timer, Oscillator Start-up
SPIx Master Mode (CKE = 0) ................................... 244
SPIx Master Mode (CKE = 1) ................................... 245
SPIx Slave Mode (CKE = 0) ..................................... 247
SPIx Slave Mode (CKE = 1) ..................................... 249
Timer1, 2 and 3 External Clock ................................ 236
TimerQ (QEI Module) External Clock ....................... 238
CLKO and I/O ........................................................... 233
DCI AC-Link Mode.................................................... 255
DCI Multi-Channel, I
External Clock .......................................................... 231
Input Capture............................................................ 239
10-bit A/D Conversion Requirements ....................... 260
12-bit A/D Conversion Requirements ....................... 258
I2Cx Bus Data Requirements (Master Mode)........... 252
I2Cx Bus Data Requirements (Slave Mode)............. 254
Motor Control PWM Requirements........................... 241
Output Compare Requirements................................ 239
PLL Clock ................................................................. 232
QEI External Clock Requirements............................ 238
QEI Index Pulse Requirements ................................ 243
Quadrature Decoder Requirements ......................... 242
Reset, Watchdog Timer, Oscillator Start-up
Simple OC/PWM Mode Requirements ..................... 240
SPIx Master Mode (CKE = 0) Requirements............ 244
SPIx Master Mode (CKE = 1) Requirements............ 246
SPIx Slave Mode (CKE = 0) Requirements.............. 248
ASAM = 0, SSRC = 000) .................................. 259
ASAM = 1, SSRC = 111, SAMC = 00001) ....... 259
Timer and Power-up Timer............................... 234
Timer, Power-up Timer and Brown-out
Reset Requirements......................................... 235
2
S Modes ................................. 255
DS70265D-page 281