EP7312-IB Cirrus Logic Inc, EP7312-IB Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
EP7312-IB
Manufacturer Part Number
EP7312-IB
Description
IC ARM720T MCU 74MHZ 256-PBGA
Manufacturer
Cirrus Logic Inc
Series
EP7r
Datasheet
1.EP7312-CVZ.pdf
(64 pages)
Specifications of EP7312-IB
Core Processor
ARM7
Core Size
32-Bit
Speed
74MHz
Connectivity
Codec, DAI, EBI/EMI, IrDA, Keypad, SPI/Microwire1, UART/USART
Peripherals
LCD, LED, MaverickKey, PWM
Number Of I /o
27
Program Memory Type
ROMless
Ram Size
56K x 8
Voltage - Supply (vcc/vdd)
2.3 V ~ 2.7 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
256-BGA
For Use With
598-1209 - KIT DEVELOPMENT EP73XX ARM7
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Other names
598-1240
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP7312-IBZ
Manufacturer:
CIRRUS
Quantity:
13
Static Memory Burst Write Cycle
DS508F1
EXPRDY
EXPCLK
WRITE
WORD
WORD
nMWE
nMOE
HALF
nCS
A
D
Note:
1. Four cycles are shown in the above diagram (minimum wait states, 1-1-1-1). This is the maximum number of consecutive
cycles that can be driven. The number of consecutive cycles can be programmed from 2 to 4, inclusively.
2. The cycle time can be extended by integer multiples of the clock period (22 ns at 45 MHz, 27 ns at 36 MHz, 54 ns at
18.432 MHz, and 77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is
sampled on the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period
where EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.
3. Zero wait states for sequential writes is not permitted for memory devices which use nMWE pin, as this cannot be driven with
valid timing under zero wait state conditions.
4. Address, Data, Halfword, Word, and Write hold state until next cycle.
t
t
HWd
WDd
t
EXs
t
MWd
t
t
t
CSd
Ad
Dv
Figure 10. Static Memory Burst Write Cycle Timing Measurement
t
Dnv
©
t
EXh
Copyright Cirrus Logic, Inc. 2005
t
Ah
t
MWh
(All Rights Reserved)
t
t
MWd
Dv
t
Dnv
t
Ah
t
MWh
High-Performance, Low-Power System on Chip
t
t
MWd
Dv
t
Dnv
t
Ah
t
MWh
t
t
MWd
Dv
t
MWh
EP7312
t
CSh
25