M30625FGPGP#D5C Renesas Electronics America, M30625FGPGP#D5C Datasheet - Page 7
![IC M16C MCU FLASH 256K 100-LQFP](/photos/28/61/286122/128-lqfp_sml.jpg)
M30625FGPGP#D5C
Manufacturer Part Number
M30625FGPGP#D5C
Description
IC M16C MCU FLASH 256K 100-LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet
1.QSK-62P_PLUS.pdf
(103 pages)
Specifications of M30625FGPGP#D5C
Core Processor
M16C/60
Core Size
16-Bit
Speed
24MHz
Connectivity
I²C, IEBus, UART/USART
Peripherals
DMA, WDT
Number Of I /o
111
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
128-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
M16C/62P Group (M16C/62P, M16C/62PT)
Rev.2.41
REJ03B0001-0241
1.3
Figure 1.1
Figure 1.1 is a M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram,
Figure 1.2 is a M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram.
NOTES :
Internal peripheral functions
1. ROM size depends on microcomputer type.
2. RAM size depends on microcomputer type.
3. Ports P11 to P14 exist only in 128-pin version.
4. Use M16C/62PT on VCC1= VCC2.
Block Diagram
Port P11
Jan 10, 2006
Port P0
8
<VCC1 ports>
(8 bits X 2 channels)
8
(3)
Watchdog timer
Three-phase motor
Output (timer A): 5
D/A converter
Input (timer B): 6
(2 channels)
Timer (16-bit)
control circuit
M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram
(15 bits)
DMAC
Port P1
Port P14
2
(4)
8
Page 5 of 96
(3)
<VCC2 ports>
Port P2
8
CRC arithmetic circuit (CCITT )
Port P12
8
Expandable up to 26 channels)
M16C/60 series16-bit CPU core
(Polynomial : X
clock synchronous serial I/O
<VCC2 ports>
R0H
R1H
(8 bits
(10 bits
(3)
A/D converter
Port P3
R2
R3
FB
A0
A1
(4)
UART or
X
R0L
R1L
X
8
3 channels)
Port P13
8 channels
8
16
+X
(4)
12
(3)
+X
Port P4
5
+1)
8
INTB
PC
SB
USP
FLG
ISP
Port P5
Clock synchronous serial I/O
PLL frequency synthesizer
generation circuit
(8 bits
8
On-chip oscillator
System clock
XCIN-XCOUT
XIN-XOUT
X
2 channels)
<VCC1 ports>
Memory
Multiplier
ROM
RAM
Port P6
(1)
(2)
8
(4)
1. Overview