HD6417760BP200AD Renesas Electronics America, HD6417760BP200AD Datasheet - Page 410
HD6417760BP200AD
Manufacturer Part Number
HD6417760BP200AD
Description
IC SUPERH MPU ROMLESS 256BGA
Manufacturer
Renesas Electronics America
Series
SuperH® SH7750r
Datasheet
1.D6417760BP200ADV.pdf
(1418 pages)
Specifications of HD6417760BP200AD
Core Processor
SH-4
Core Size
32-Bit
Speed
200MHz
Connectivity
Audio Codec, CAN, EBI/EMI, FIFO, I²C, MFI, MMC, SCI, Serial Sound, SIM, SPI, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
69
Program Memory Type
ROMless
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.4 V ~ 1.6 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HD6417760BP200AD
Manufacturer:
RENESAS
Quantity:
451
Company:
Part Number:
HD6417760BP200AD
Manufacturer:
Renesas Electronics America
Quantity:
10 000
- Current page: 410 of 1418
- Download datasheet (9Mb)
Section 10 Bus State Controller (BSC)
(6) Single Write
The basic timing chart for single write access is shown in figure 10.19. In a single write operation,
a WRITA command that performs auto-precharge is issued in cycle Tc1 following the Tr cycle
where the ACTV command is output. In the write cycle, the write data is output at the same time
as the write command. For the write with auto-precharge command, precharging of the relevant
bank is performed in the synchronous DRAM after completion of the write command, and
therefore no command can be issued for the synchronous DRAM until precharging is completed.
Consequently, in addition to the precharge wait cycle Tpc used in a read access, cycle Trwl is also
added as a wait cycle until precharging is started following the write command for delaying
issuance of a new command for the synchronous DRAM during this period. Bits TRWL2 to
TRWL0 in MCR can be used to specify the number of Trwl cycles. DACK is asserted two cycles
before the data write cycle.
This LSI supports 4- or 8-burst-length read and write operations of synchronous DRAM. Dummy
cycles are therefore generated even with single write operations.
Rev. 2.00 Feb. 12, 2010 Page 326 of 1330
REJ09B0554-0200
Related parts for HD6417760BP200AD
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT STARTER FOR M16C/29
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/2D
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
R0K33062P STARTER KIT
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/23 E8A
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/25
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER H8S2456 SHARPE DSPLY
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C38C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C35C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8CL3AC+LCD APPS
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR RX610
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R32C/118
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT DEV RSK-R8C/26-29
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR SH7124
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR H8SX/1622
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT DEV FOR SH7203
Manufacturer:
Renesas Electronics America
Datasheet: