UPD78F1152AGK-GAK-AX Renesas Electronics America, UPD78F1152AGK-GAK-AX Datasheet - Page 573

• Manufacturer Part Number: UPD78F1152AGK-GAK-AX
• Description: MCU 16BIT 78K0R/KX3 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3r

Specifications of UPD78F1152AGK-GAK-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 65
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

15.2 Configuration of DMA Controller
The DMA controller includes the following hardware.
(1) DMA SFR address register n (DSAn)
Address registers
Count register
Control registers
Address: FFFB0H (DSA0), FFFB1H (DSA1)
DSAn
This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA
channel n.
Set the lower 8 bits of the SFR addresses FFF00H to FFFFFH
This register is not automatically incremented but fixed to a specific value.
In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.
DSAn can be read or written in 8-bit units. However, it cannot be written during DMA transfer.
Reset signal generation clears this register to 00H.
Note Except for address FFFFEH because the PMC register is allocated there.
Remark
Item
7
n: DMA channel number (n = 0, 1)
6
Figure 15-1. Format of DMA SFR Address Register n (DSAn)
• DMA SFR address registers 0, 1 (DSA0, DSA1)
• DMA RAM address registers 0, 1 (DRA0, DRA1)
• DMA byte count registers 0, 1 (DBC0, DBC1)
• DMA mode control registers 0, 1 (DMC0, DMC1)
• DMA operation control register 0, 1 (DRC0, DRC1)
5
Table 15-1. Configuration of DMA Controller
4
CHAPTER 15 DMA CONTROLLER
3
User’s Manual U17893EJ8V0UD
After reset: 00H
2
1
0
Configuration
R/W
Note
.
571