DS87C520-QCL Maxim Integrated Products, DS87C520-QCL Datasheet - Page 27

IC MCU EPROM/ROM 33MHZ HS 44PLCC

DS87C520-QCL

Manufacturer Part Number
DS87C520-QCL
Description
IC MCU EPROM/ROM 33MHZ HS 44PLCC
Manufacturer
Maxim Integrated Products
Series
87Cr
Datasheet

Specifications of DS87C520-QCL

Core Processor
8051
Core Size
8-Bit
Speed
33MHz
Connectivity
EBI/EMI, SIO, UART/USART
Peripherals
Power-Fail Reset, WDT
Number Of I /o
32
Program Memory Size
16KB (16K x 8)
Program Memory Type
OTP
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
44-LCC, 44-PLCC
Processor Series
DS87C520
Core
8051
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
UART
Maximum Clock Frequency
33 MHz
Number Of Programmable I/os
32
Number Of Timers
3
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Other names
DS87C520QCL

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS87C520-QCL
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS87C520-QCL
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS87C520-QCL+
Manufacturer:
MAXIM
Quantity:
554
Part Number:
DS87C520-QCL+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS87C520-QCL+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS87C520-QCL/T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
Encryption Array
The Encryption Array allows an authorized user to verify EPROM without allowing the true memory to
be dumped. During a verify, each byte is Exclusive NORed (XNOR) with a byte in the Encryption Array.
This results in a true representation of the EPROM while the Encryption is unprogrammed (FFh). Once
the Encryption Array is programmed in a non-FFh state, the verify value will be encrypted.
For encryption to be effective, the Encryption Array must be unknown to the party that is trying to verify
memory. The entire EPROM also should be a non-FFh state or the Encryption Array can be discovered.
The Encryption Array is programmed as shown in Table 9. Note that the programmer cannot read the
array. Also note that the verify operation always uses the Encryption Array. The array has no impact
while FFh. Simply programming the array to a non-FFh state will cause the encryption to function.
OTHER EPROM OPTIONS
The DS87C520 has user selectable options that must be set before beginning software execution. These
options use EPROM bits rather than SFRs.
Program the EPROM selectable options as shown in Table 9. The Option Register sets or reads these
selections. The bits in the Option Control Register have the following function:
SIGNATURE
The Signature bytes identify the product and programming revision to EPROM programmers. This
information is at programming addresses 30h, 31h, and 60h.
Bits 7 to 4
Bit 3
Bits 2 to 0
ADDRESS
Reserved, program to a 1.
Watchdog POR default. Set = 1; watchdog reset function is disabled on power-up.
Set = 0; watchdog reset function is enabled automatically.
Reserved. Program to a 1.
30h
31h
60h
VALUE
DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers
DAh
20h
01h
27 of 43
Manufacturer
MEANING
Extension
Model

Related parts for DS87C520-QCL