MC68HC908GR4CFA Freescale Semiconductor, MC68HC908GR4CFA Datasheet - Page 305

no-image

MC68HC908GR4CFA

Manufacturer Part Number
MC68HC908GR4CFA
Description
IC MCU 4K FLASH 8.2MHZ 32-LQFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908GR4CFA

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
21
Program Memory Size
4KB (4K x 8)
Program Memory Type
FLASH
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 6x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908GR4CFA
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68HC908GR4CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908GR4CFA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908GR4CFA
Quantity:
4
Part Number:
MC68HC908GR4CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
20.6.3 Transmission Format When CPHA = 1
MC68HC908GR8 — Rev 4.0
MOTOROLA
CAPTURE STROBE
FOR REFERENCE
SPSCK; CPOL = 0
SPSCK; CPOL =1
MASTER SS
SPSCK CYCLE #
MISO/MOSI
FROM MASTER
SS; TO SLAVE
SLAVE SS
SLAVE SS
FROM SLAVE
CPHA = 0
CPHA = 1
MOSI
MISO
Figure 20-4. Transmission Format (CPHA = 0)
When CPHA = 0 for a slave, the falling edge of SS indicates the
beginning of the transmission. This causes the SPI to leave its idle state
and begin driving the MISO pin with the MSB of its data. Once the
transmission begins, no new data is allowed into the shift register from
the transmit data register. Therefore, the SPI data register of the slave
must be loaded with transmit data before the falling edge of SS. Any data
written after the falling edge is stored in the transmit data register and
transferred to the shift register after the current transmission.
Figure 20-6
figure should not be used as a replacement for data sheet parametric
information. Two waveforms are shown for SPSCK: one for CPOL = 0
and another for CPOL = 1. The diagram may be interpreted as a master
or slave timing diagram since the serial clock (SPSCK), master in/slave
Freescale Semiconductor, Inc.
For More Information On This Product,
MSB
Figure 20-5. CPHA/SS Timing
BYTE 1
MSB
Serial Peripheral Interface (SPI)
1
shows an SPI transmission in which CPHA is logic 1. The
Go to: www.freescale.com
BIT 6
BIT 6
2
BIT 5
BIT 5
3
BYTE 2
BIT 4
BIT 4
4
BIT 3
BIT 3
5
BIT 2
BIT 2
6
BYTE 3
Serial Peripheral Interface (SPI)
BIT 1
BIT 1
7
LSB
LSB
8
Transmission Formats
Technical Data
305

Related parts for MC68HC908GR4CFA