XC68HC705B32CFN Freescale Semiconductor, XC68HC705B32CFN Datasheet - Page 226

no-image

XC68HC705B32CFN

Manufacturer Part Number
XC68HC705B32CFN
Description
IC MCU 2.1MHZ 32K OTP 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of XC68HC705B32CFN

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SCI
Peripherals
POR, WDT
Number Of I /o
32
Program Memory Size
32KB (32K x 8)
Program Memory Type
OTP
Eeprom Size
256 x 8
Ram Size
528 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC68HC705B32CFN
Manufacturer:
SANKEN
Quantity:
201
Part Number:
XC68HC705B32CFN
Manufacturer:
MOTOROL
Quantity:
1 641
Part Number:
XC68HC705B32CFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
XC68HC705B32CFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
XC68HC705B32CFNE
Manufacturer:
FREESCLE
Quantity:
301
14
(1) This register is implemented in EPROM; therefore reset has no effect on the individual bits.
F.4.4
RTIM — Reset time
This bit can modify the time t
RWAT — Watchdog after reset
This bit can modify the status of the watchdog counter after reset. Usually, the watchdog system
is disabled after power-on or external reset but when this bit is set, it will be active immediately
after the following resets (except in bootstrap mode).
WWAT — Watchdog during WAIT mode
This bit can modify the status of the watchdog counter in WAIT mode. Normally, the watchdog
system is disabled in WAIT mode but when this bit is set, the watchdog will be active in WAIT
mode.
PBPD — Port B pull-down
This bit, when programmed, connects a resistive pull-down on each pin of port B. This pull-down,
R
Freescale
F-8
PD
Mask option register (MOR)
, is active on a given pin only while it is an input.
1 (set)
0 (clear) –
Mask option register
E1ERA E1LAT E1PGM
t
t
0
0
0
1
1
PORL
PORL
(1)
Table F-3 EEPROM control bits description
= 16 cycles.
= 4064 cycles.
PORL
0
1
1
1
1
Address
$3DFE
, where the RESET pin is kept low after a power-on reset.
0
0
1
0
1
bit 7
MC68HC705B16N
Read condition
Ready to load address/data for program/erase
Byte programming in progress
Ready for byte erase (load address)
Byte erase in progress
bit 6
bit 5
Description
RTIM RWAT WWAT PBPD PCPD Not affected
bit 4
bit 3
bit 2
bit 1
MC68HC05B6
bit 0
Rev. 4.1
on reset
State

Related parts for XC68HC705B32CFN