MC9S08RD32CFJE Freescale Semiconductor, MC9S08RD32CFJE Datasheet - Page 63

• Manufacturer Part Number: MC9S08RD32CFJE
• Description: IC MCU 32K FLASH 8MHZ 32-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS08r

Specifications of MC9S08RD32CFJE

• Core Processor: HCS08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SCI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 25
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -

5.6.1
When power is initially applied to the MCU, or when the supply voltage drops below the V
POR circuit will cause a reset condition. As the supply voltage rises, the LVD circuit will hold the chip in
reset until the supply has risen above the V
following a POR.
5.6.2
The LVD can be configured to generate a reset upon detection of a low voltage condition. This is done by
setting LVDRE to 1. LVDRE is a write-once bit that is set following a POR and is unaffected by other
resets. When LVDRE = 1, setting the SAFE bit has no effect. After an LVD reset has occurred, the LVD
system will hold the MCU in reset until the supply voltage is above the V
SRS register is set following either an LVD reset or POR.
5.6.3
When the voltage on the supply pin V
operation (LVDIE is set and LVDRE is clear), an LVD interrupt will occur. The LVD trip point is set above
the minimum voltage at which the MCU can reliably operate, but the supply voltage may still be dropping.
It is recommended that the user place the MCU in the safe state as soon as possible following a LVD
interrupt. For systems where the supply voltage may drop so rapidly that the MCU may not have time to
service the LVD interrupt and enter the safe state, it is recommended that the LVD be configured to
generate a reset. The safe state is entered by executing a STOP instruction with the SAFE bit in the system
power management status and control 1 (SPMSC1) register set while in a low voltage condition
(LVDF = 1).
After the LVD interrupt has occurred, the user may configure the system to block all interrupts, resets, or
wakeups by writing a 1 to the SAFE bit. While SAFE =1 and V
and wakeups are blocked. After V
read a 1). After setting the SAFE bit, the MCU must be put into either the stop3 or stop2 mode before the
supply voltage drops below the minimum operating voltage of the MCU. The supply voltage may now
drop to a level just above the POR trip point and then restored to a level above V
(in the case of stop3) and RAM contents will be preserved. When the supply voltage has been restored,
interrupts, resets, and wakeups are then unblocked. When the MCU has recovered from stop mode, the
SAFE bit should be cleared.
5.6.4
The LVD system has a low-voltage warning flag to indicate to the user that the supply voltage is
approaching, but is still above, the low-voltage detect voltage. The LVW does not have an interrupt
associated with it. However, the FLASH memory cannot be reliably programmed or erased below the
V
register must be checked before initiating any FLASH program or erase operation.
Freescale Semiconductor
LVW
level, so the status of the LVWF bit in the system power management status and control 2 (SPMSC2)
Power-On Reset Operation
LVD Reset Operation
LVD Interrupt and Safe State Operation
Low-Voltage Warning (LVW)
MC9S08RC/RD/RE/RG Data Sheet, Rev. 1.11
DD
DD
is above V
drops below V
LVD
level. Both the POR bit and the LVD bit in SRS are set
REARM
LVD
, the SAFE bit is ignored (the SAFE bit will still
and the LVD circuit is configured for interrupt
DD
is below V
Resets, Interrupts, and System Configuration
LVD
REARM
level. The LVD bit in the
REARM
all interrupts, resets,
and the MCU state
POR
level, the
63