MC16Z3BCAG16 Freescale Semiconductor, MC16Z3BCAG16 Datasheet - Page 163

• Manufacturer Part Number: MC16Z3BCAG16
• Description: IC MCU 16BIT HI SPEED 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC16r

Specifications of MC16Z3BCAG16

• Core Processor: CPU16
• Core Size: 16-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: Mask ROM
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

5.7.9 Reset Processing Summary
5.7.10 Reset Status Register
M68HC16 Z SERIES
USER’S MANUAL
To prevent write cycles in progress from being corrupted, a reset is recognized at the
end of a bus cycle, and not at an instruction boundary. Any processing in progress at
the time a reset occurs is aborted. After SIM reset control logic has synchronized an
internal or external reset request, the MSTRST signal is asserted.
The following events take place when MSTRST is asserted.
The following events take place when MSTRST is negated after assertion.
The reset status register (RSR) contains a bit for each reset source in the MCU. When
a reset occurs, a bit corresponding to the reset type is set. When multiple causes of
reset occur at the same time, more than one bit in RSR may be set. The reset status
register is updated by the reset control logic when the RESET signal is released. Refer
to
APPENDIX D REGISTER
A. Instruction execution is aborted.
B. The condition code register is initialized.
C. The K register is cleared.
A. The CPU16 samples the BKPT input.
B. The CPU16 fetches RESET vectors in the following order:
C. The CPU16 begins fetching instructions pointed to by the initial PK : PC.
1. The IP field is set to $7, disabling all interrupts below priority 7.
2. The S bit is set, disabling LPSTOP mode.
3. The SM bit is cleared, disabling MAC saturation mode.
1. Initial ZK, SK, and PK extension field values
2. Initial PC
3. Initial SP
4. Initial IZ value
Vectors can be fetched from internal RAM or from external ROM enabled by
the CSBOOT signal.
When TSC assertion takes effect, internal signals are forced to val-
ues that can cause inadvertent mode selection. Once the output driv-
ers change state, the MCU must be powered down and restarted
before normal operation can resume.
All CCR bits that are not initialized are not affected by reset. Howev-
er, out of power-on reset, these bits are indeterminate.
Freescale Semiconductor, Inc.
For More Information On This Product,
SYSTEM INTEGRATION MODULE
SUMMARY.
Go to: www.freescale.com
NOTE
NOTE
5-57