SAK-C167CR-LM HA+ Infineon Technologies, SAK-C167CR-LM HA+ Datasheet - Page 86
![IC MCU 16BIT 2KB XRAM 144-MQFP](/photos/12/46/124656/sak-c167cr-lm_ha__sml.jpg)
SAK-C167CR-LM HA+
Manufacturer Part Number
SAK-C167CR-LM HA+
Description
IC MCU 16BIT 2KB XRAM 144-MQFP
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAB-C167CR-LM_HA.pdf
(89 pages)
Specifications of SAK-C167CR-LM HA+
Core Processor
C166
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
144- BSQFP
Packages
PG-MQFP-144
Max Clock Frequency
25.0 MHz
Sram (incl. Cache)
4.0 KByte
Can Nodes
1
A / D Input Lines (incl. Fadc)
16
Program Memory
0.0 KByte
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Other names
SAK-C167CR-LMHAINCT
External XRAM Access
If XPER-Share mode is enabled the on-chip XRAM of the C167CR can be accessed
(during hold states) by an external master like an asynchronous SRAM.
Table 22
Parameter
Address setup time before RD/WR falling edge
Address hold time after RD/WR rising edge
Data turn on delay after RD falling edge
Data output valid delay after address latched
Data turn off delay after RD rising edge
Write data setup time before WR rising edge
Write data hold time after WR rising edge
WR pulse width
WR signal recovery time
1) The minimum access cycle time is 60 ns.
Figure 23
Data Sheet
Address
Command
(RD, WR)
Write Data
Read Data
XRAM Access Timing (Operating Conditions apply)
External Access to the XRAM
t
40
t
42
t
43
84
t
47
Symbol
t
t
t
t
t
t
t
t
t
40
41
42
43
44
45
46
47
48
t
45
SR
SR
CC
CC
CC
SR
SR
SR
SR
t
46
t
41
t
44
Electrical Parameters
t
48
Min.
4
0
1
–
1
10
2
20
t
40
1)
Limits
Max.
–
–
–
40
14
–
–
–
–
MCT04423
V3.3, 2005-02
C167CR
C167SR
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns