DSP56321VL240 Freescale Semiconductor, DSP56321VL240 Datasheet - Page 7

IC DSP 24BIT 240MHZ 196-MAPBGA

DSP56321VL240

Manufacturer Part Number
DSP56321VL240
Description
IC DSP 24BIT 240MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheet

Specifications of DSP56321VL240

Interface
Host Interface, SSI, SCI
Clock Rate
240MHz
Non-volatile Memory
ROM (576 B)
On-chip Ram
576kB
Voltage - I/o
3.30V
Voltage - Core
1.60V
Operating Temperature
-40°C ~ 100°C
Mounting Type
*
Package / Case
196-MAPBGA
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
240MHz
Mips
240
Device Input Clock Speed
240MHz
Ram Size
576KB
Operating Supply Voltage (typ)
1.6/3.3V
Operating Supply Voltage (min)
1.5/3/3/3/3/3/3V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56321VL240
Manufacturer:
FREESCALE
Quantity:
453
Part Number:
DSP56321VL240
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Signals/Connections
The DSP56321 input and output signals are organized into functional groups as shown in Table 1-1. Figure 1-1
diagrams the DSP56321 signals by functional group. The remainder of this chapter describes the signal pins in
each functional group.
Note: This chapter refers to a number of configuration registers used to select individual multiplexed signal
Freescale Semiconductor
Power (V
Ground (GND)
Clock
Address bus
Data bus
Bus control
Interrupt and mode control
Host interface (HI08)
Enhanced synchronous serial interface (ESSI)
Serial communication interface (SCI)
Timer
OnCE/JTAG Port
Notes:
functionality. See the DSP56321 Reference Manual for details on these configuration registers.
CC
1.
2.
3.
4.
5.
)
Port A signals define the external memory interface port, including the external address bus, data bus, and control signals.
Port B signals are the HI08 port signals multiplexed with the GPIO signals.
Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals.
Port E signals are the SCI port signals multiplexed with the GPIO signals.
Eight signal lines are not connected internally. These are designated as no connect (NC) in the package description (see
Chapter 3). There are also two reserved lines.
Table 1-1.
Functional Group
DSP56321 Technical Data, Rev. 11
DSP56321 Functional Signal Groupings
Ports C and D
Port A
Port B
Port E
1
2
4
3
Number of
Signals
20
66
18
24
10
16
12
2
6
3
3
6
1
1-1

Related parts for DSP56321VL240