MCF51AC128ACPUE Freescale Semiconductor, MCF51AC128ACPUE Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MCF51AC128ACPUE
Manufacturer Part Number
MCF51AC128ACPUE
Description
MCU 32BIT 128K FLASH CAN 64-LQFP
Manufacturer
Freescale Semiconductor
Series
MCF51ACr
Datasheet
1.MCF51AC128CCFUE.pdf
(50 pages)
Specifications of MCF51AC128ACPUE
Core Processor
Coldfire V1
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, I²C, SCI, SPI
Peripherals
LVD, PWM, WDT
Number Of I /o
54
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 20x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
Processor Series
MCF51AC
Core
ColdFire V1
Data Bus Width
32 bit
Data Ram Size
32 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
50.33 MHz
Number Of Programmable I/os
54
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 20 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF51AC128ACPUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical Characteristics
2.12
Table 20
34
No.
10
11
12
—
1
2
3
4
5
6
7
8
9
and
SPI Characteristics
Figure 14
C
D
D
D
D
D
D
D
D
D
D
D
D
D
Operating frequency
SPSCK period
Enable lead time
Enable lag time
Clock (SPSCK) high or low time
Data setup time (inputs)
Data hold time (inputs)
Slave access time
Slave MISO disable time
Data valid (after SPSCK edge)
Data hold time (outputs)
Rise time
Fall time
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Input
Output
Input
Output
through
MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.6
Function
Figure 17
describe the timing requirements for the SPI system.
Table 20. SPI Timing
t
Symbol
WSPSCK
t
SPSCK
t
t
Lead
t
t
t
t
t
f
Lag
t
t
t
HO
RO
SU
t
dis
FO
op
t
HI
RI
FI
a
v
f
t
t
Bus
cyc
cyc
Min
12
12
15
15
25
—
—
—
—
—
—
—
—
/2048
0
2
4
1
1
0
0
0
–30
– 30
1024 t
t
t
cyc
cyc
f
f
2048
Max
Bus
Bus
25
25
25
25
—
—
—
—
—
—
—
—
—
—
—
—
1
1
– 25
– 25
/2
/4
Freescale Semiconductor
cyc
t
t
SPSCK
SPSCK
Unit
t
t
t
t
t
t
Hz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
cyc
cyc
cyc
cyc
cyc
cyc