ALD1712PAL Advanced Linear Devices Inc, ALD1712PAL Datasheet - Page 4

no-image

ALD1712PAL

Manufacturer Part Number
ALD1712PAL
Description
IC OPAMP GP R-R CMOS 8PDIP
Manufacturer
Advanced Linear Devices Inc
Datasheet

Specifications of ALD1712PAL

Slew Rate
2.8 V/µs
Package / Case
8-DIP (0.300", 7.62mm)
Amplifier Type
General Purpose
Number Of Circuits
1
Output Type
Rail-to-Rail
Gain Bandwidth Product
1.7MHz
Current - Input Bias
0.01pA
Voltage - Input Offset
250µV
Current - Supply
800µA
Current - Output / Channel
8mA
Voltage - Supply, Single/dual (±)
4 V ~ 12 V, ±2 V ~ 6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Number Of Channels
1
Common Mode Rejection Ratio (min)
63 dB
Input Offset Voltage
0.5 mV
Input Bias Current (max)
10 pA
Operating Supply Voltage
5 V, 9 V
Supply Current
1.5 mA
Maximum Power Dissipation
7.5 mW
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Dual Supply Voltage
+/- 3 V, +/- 5 V
Maximum Dual Supply Voltage
+/- 6 V
Minimum Dual Supply Voltage
+/- 2 V
Mounting Style
Through Hole
Shutdown
No
Supply Voltage (max)
12 V
Supply Voltage (min)
4 V
Technology
CMOS
Voltage Gain Db
107.96 dB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
-3db Bandwidth
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
1014-1087
ALD1712A/ALD1712B
ALD1712
Design & Operating Notes:
1. The ALD1712A/ALD1712B/ALD1712 CMOS operational amplifier uses
2. The ALD1712A/ALD1712B/ALD1712 has complementary p-channel
a 3 gain stage architecture and an improved frequency compensation
scheme to achieve large voltage gain, high output driving capability,
and better frequency stability. In a conventional CMOS operational
amplifier design, compensation is achieved with a pole splitting capaci-
tor together with a nulling resistor. This method is, however, very bias
dependent and thus cannot accommodate the large range of supply
voltage operation as is required from a stand alone CMOS operational
amplifier. The ALD1712A/ALD1712B/ALD1712 is internally compen-
sated for unity gain stability using a novel scheme that does not use a
nulling resistor. This scheme produces a clean single pole roll off in the
gain characteristics while providing for more than 70 degrees of phase
margin at the unity gain frequency. A unity gain buffer using the
ALD1712A/ALD1712B/ALD1712 will typically drive 400pF of external
load capacitance without stability problems. In the inverting unity gain
configuration, it can drive up to 800pF of load capacitance. Compared
to other CMOS operational amplifiers, the ALD1712A/ALD1712B/
ALD1712 has shown itself to be more resistant to parasitic oscillations.
and n-channel input differential stages connected in parallel to accom-
plish rail to rail input common mode voltage range. This means that with
the ranges of common mode input voltage close to the power supplies,
one of the two differential stages is switched off internally. To maintain
compatibility with other operational amplifiers, this switching point has
been selected to be about 1.5V above the negative supply voltage.
Since offset voltage trimming on the ALD1712A/ALD1712B/ALD1712
is made when the input voltage is symmetrical to the supply voltages,
this internal switching does not affect a large variety of applications
such as an inverting amplifier or non-inverting amplifier with a gain
larger than 2.5 (5V operation), where the common mode voltage does
not make excursions below this switching point. The user should
1000
0.01
100
1.0
0.1
10
±7
±6
±5
±4
±3
±2
±1
0
-50
COMMON MODE INPUT VOLTAGE RANGE
0
INPUT BIAS CURRENT AS A FUNCTION
AS A FUNCTION OF SUPPLY VOLTAGE
-25
V
±1
OF AMBIENT TEMPERATURE
S
T
A
= ±2.5V
= 25°C
AMBIENT TEMPERATURE (°C)
±2
0
SUPPLY VOLTAGE (V)
±3
25
TYPICAL PERFORMANCE CHARACTERISTICS
50
±4
75
±5
100
±6
Advanced Linear Devices
125
±7
3. The input bias and offset currents are essentially input protection diode
4. The output stage consists of class AB complementary output drivers,
5. The ALD1712A/ALD1712B/ALD1712 operational amplifier has been
however, be aware that this switching does take place if the operational
amplifier is connected as a unity gain buffer and should make provision
in his design to allow for input offset voltage variations.
reverse bias leakage currents, and are typically less than 1pA at room
temperature. This low input bias current assures that the analog signal
from the source will not be distorted by input bias currents. Normally,
this extremely high input impedance of greater than 10
a problem as the source impedance would limit the node impedance.
However, for applications where source impedance is very high, it may
be necessary to limit noise and hum pickup through proper shielding.
capable of driving a low resistance load. The output voltage swing is
limited by the drain to source on-resistance of the output transistors as
determined by the bias circuitry, and the value of the load resistor.
When connected in the voltage follower configuration, the oscillation
resistant feature, combined with the rail to rail input and output feature,
makes an effective analog signal buffer for medium to high source
impedance sensors, transducers, and other circuit networks.
designed to provide full static discharge protection. Internally, the
design has been carefully implemented to minimize latch up. However,
care must be exercised when handling the device to avoid strong static
fields that may degrade a diode junction, causing increased input
leakage currents. In using the operational amplifier, the user is advised
to power up the circuit before, or simultaneously with, any input voltages
applied and to limit input voltages to not exceed 0.3V of the power
supply voltage levels.
1000
100
10
±5
±4
±3
±1
±2
OPEN LOOP VOLTAGE GAIN AS A FUNCTION
1
0
OF SUPPLY VOLTAGE AND TEMPERATURE
0
0
SUPPLY CURRENT AS A FUNCTION
T
A
±1
= -55ºC
+125°C
+25°C
+80°C
-25°C
OF SUPPLY VOLTAGE
±2
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
±2
±3
INPUTS GROUNDED
OUTPUT UNLOADED
±4
±4
}
}
}
+125°C
+25°C
-55°C
±6
R
R
L
L
±5
= 10KΩ
= 5KΩ
12
Ω would not be
±8
±6
4 of 9

Related parts for ALD1712PAL