XRP7713ILB-F Exar Corporation, XRP7713ILB-F Datasheet
XRP7713ILB-F
Specifications of XRP7713ILB-F
Available stocks
Related parts for XRP7713ILB-F
XRP7713ILB-F Summary of contents
Page 1
... The device offers a complete solution including independently programmable: soft-start, soft- stop, start-up delay and ramp of each PWM regulator. TYPICAL APPLICATION DIAGRAM Exar Corporation 48720 Kato Road, Fremont CA 94538, USA ...
Page 2
... VIN Supply Current Step Down Controllers Parameter VOUT Regulation Accuracy VOUT regulation range VOUT set point resolution VOUT set point resolution VOUT Input Current VOUT Input Resistance Note 2: Voltages above 5.1V can be obtained by using an external voltage divider. © 2010 Exar Corporation ...
Page 3
... Minimum On Time Dead Time Adjustment Step CLOCK IN Synchronization Range Maximum Duty Cycle 2 Note 2: The maximum duty cycle represents the maximum duty cycle commanded by the DPWM, is guaranteed by design, and internally set to ensure proper sampling of the current during the off-time. © 2010 Exar Corporation ...
Page 4
... Output Fall Time from V to IHMIN 20+0.1C V ILMAX Capacitance for each I/O Pin Note the capacitance of one bus Gate Drivers Parameter GH, GL Rise and Fall Time GH, GL Pull-up On-State Output Resistance GH, GL Pull-down On-State Output Resistance GH, GL Pull-down Off-State Output Resistance © 2010 Exar Corporation ...
Page 5
... BLOCK DIAGRAM VOUT1 PreScaler Vtar DAC VOUT2 PreScaler Vtar DAC VOUT3 VCC LDO VDD GPIO 0-3 GPIO SDA,SCL I2C © 2010 Exar Corporation Channel 1 Feedback Digital Hybrid ADC1/2 PID DPWM Isense1 SS & PD Channel 2 – Feedback Digital Hybrid ADC1/2 PID DPWM Isense2 SS & ...
Page 6
... Input for powering the internal digital logic. This pin should be connected to AVDD. 8 DGND Digital Ground. Connect this pin to the ground plane at the exposed pad with a separate trace. 9 Analog Ground. Connect this pin to the ground plane at the exposed pad with a separate trace AGND © 2010 Exar Corporation ...
Page 7
... If pulled low for longer than 100us, the XRP7713 is placed into shutdown. Exposed Pad Analog Ground. Connect to analog ground (as noted above for pin 11). AGND ORDERING INFORMATION Junction Temp Part Number Range XRP7713ILB-F -40°C≤T ≤+125°C J XRP7713ILBTR-F -40°C≤T ≤+125°C ...
Page 8
... FET: Si4944; Inductor: 744314xxx 7x7x5mm 100% 90% 80% 70% 60% 50 Output Current (Amps) Fig. 5: 5Vin Efficiency: Single Channel 300kHz - Channels not in use are disabled FET: Si4944; Inductor: 744314xxx 7x7x5mm Fig. 7: Combined Efficiency: 3V3 1V8 & 1V0 300 kHz FET: FDS8984; Inductor: 744314xxx 7x7x3mm © 2010 Exar Corporation ...
Page 9
... VIN (V) Fig. 9: Shutdown Current 5.1V to 25V Fig. 11: CH1:1.0V CH2:5V CH3:1.8V Simultaneous Start-up Configuration Fig. 13: CH1:1.0V CH2:5V CH3:1.8V Sequential Start-up Configuration © 2010 Exar Corporation 2000 1800 1600 1400 1200 1000 ...
Page 10
... Fig. 15: CH1:1.0V CH2:5V CH3:1.8V Sequential Soft-Stop Configuration Vout Shutdown = 0.8V, No load Fig. 17: Temperature Regulation 1.0V (±1% Vout window) OUT Fig. 19: Temperature and Voltage Regulation 1.0V (±1% Vout window) OUT © 2010 Exar Corporation Fig. 16: Load Transient Response CH1: Iout (1A/div) CH2:Vout(3.3V) Fig ...
Page 11
... Packet Error Checking (PEC • 5 Configurable GPIO pins configured in several ways: − Fault reporting (including OCP, OVP, Temperature, Soft-Start in progress, Power Good) − Allows a Logic Level interface with other non-digital IC’ logic inputs to other devices © 2010 Exar Corporation ...
Page 12
... Enable pin. A 10kohm resistor and a 0.1uF are all that is required. If the system needs to externally control the Enable pin as well recommended that the Enable pin be pulled to ground using an open drain I/O. Using 3.3V active logic would back feed DVDD and exceed the maximum rated voltage of the pin. © 2010 Exar Corporation ...
Page 13
... When the Enable is asserted, the chip will power up and VCCA will regulate at 5.1V. If our device is sequenced properly, VCCA will achieve 5.1V then drop down to 4.6V and toggle back to 5.1V. See Figure 22 for an example. © 2010 Exar Corporation T h ...
Page 14
... The dead time between the turn off of the low side MOSFET and the turn on of high side MOSFET is controlled by the SET_DT_RISE_CHx. On the other hand, the dead time between the turn off of high side MOSFET and the turn on of the low side MOSFET is controlled by SET_DT_FALL_CHx. The actual LSB of the registers is variable depending on the switching frequency. © 2010 Exar Corporation ...
Page 15
... If the over temperature condition occurs both the OTP and OTPW bits will be set in the READ_OVV_UVLO_OVT_FLAG register and the IC will shut down all channels (but I operational). The actual over temperature threshold can be set by the user by using a 7bit SET_THERMAL_SHDN register with an LSB of 5K. © 2010 Exar Corporation ...
Page 16
... When the channel is shut down the controller will then set corresponding OVP Fault bits in the READ_OVV_UVLO_OVT_FLAG register. The VOUT OVP Threshold is 150mV to 300mV above nominal VOUT for a Voltage Target of 2.5V or less. For the Voltage Target of 2.6V to 5.1V, the VOUT OVP Threshold is 300mV to 600mV. © 2010 Exar Corporation ...
Page 17
... After a 200ms timeout, the controller is re-powered and soft-start is initiated. When the over- current condition is reached the controller will check the SET_FAULT_RESP_CONFIG_LB and SET_FAULT_RESP_CONFIG_HB to determine whether there are any “following” channels that need to be similarly restarted. The controller will also set the fault flags in READ_OVC_FAULT_WARN register. © 2010 Exar Corporation ...
Page 18
... Bits [15:10] specify the delay after enabling a channel but before outputting pulses; where each bit represents 250µs steps. Bits [9:0] specify the rise time of the channel; these 10 bits define the number of microseconds for each 50mV increment to reach the target voltage. Enable Signal Vout © 2010 Exar Corporation ...
Page 19
... SET_SW_FREQUENCY register. Bits [6:4] set the oscillator frequency and bits [2:0] set the clock divider. The tables below summarize the available Main Oscillator and PWM switching frequency settings in the XRP7713. Main Oscillator Frequency SET_SW_FREQUENCY[6:4] Main Oscillator Frequency Ts © 2010 Exar Corporation ...
Page 20
... MOSFET is on, this depends on the frequency of the main oscillator and the selected PWM frequency best to choose the highest main oscillator frequency available for any specific PWM frequency. The maximum duty cycle for each PWM frequency is shown in the table below: Maximum Duty Cycle 78% 86% 84% 89% 88% 88% 86% © 2010 Exar Corporation ...
Page 21
... IC will run on the internal clock that was specified by the user. If the external clock fails the user can chose to have the internal clock take over, using the automatic switch back mode in the SET_SYNC_MODE_CONFIG register. © 2010 Exar Corporation T h ...
Page 22
... Slave unit section of this document. either the external clock going to both Master/Slave CLK_IN, or CLK_IN can go to the Master, and the Master can synchronize SYNC_OUT and CLK_OUT to the Slave. CLK_IN Fig. 3028: External Clock Synchronization Master Slave Combination © 2010 Exar Corporation ...
Page 23
... The GPIO pins can be configured as Power Good indicators for one or more rails. The GPIO pin is asserted when all rails configured for this specific IO are within specified limits for regulation. This information can also be found in the READ_PWRGD_SS_FLAG status register. © 2010 Exar Corporation T h ...
Page 24
... The 7-bit address plus the R/W bit create an 8-bit data value that is sent on the bus. The XRP7713ILB-0X10-F has data value of 0x20 and read by sending a data value of 0x21. This reflects the address being shifted one bit to the left and the least significant bit being set to reflect a read or write operation in order to stuff the byte correctly ...
Page 25
... L is the output inductance I2 is the step load high current I1 is the step load low current Vos is output voltage including the overshoot Vout is the steady state output voltage Or it can be expressed approximately by ∆ − V Here, is the overshoot voltage deviation. os out © 2010 Exar Corporation ...
Page 26
... In general, the total input voltage ripple should be kept below 1.5% of VIN. The input voltage ripple also has two major components: the voltage drop on the main capacitor voltage drop due to ESR - calculated from: Total input voltage ripple is the sum of the above: © 2010 Exar Corporation ...
Page 27
... Low Side MOSFET Conducted Loss: The MOSFET’s junction temperature can be estimated from: This assumes that the switching loss is the same as the conduction loss. thermal resistance from junction to ambient AYOUT UIDELINES Refer to application note ANP-32 “Practical Layout Guidelines for Power © 2010 Exar Corporation ...
Page 28
... PACKAGE SPECIFICATION © 2010 Exar Corporation 28/ 32-PIN 5MMX5MM TQFN Rev. 1.1 ...
Page 29
... While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized ...