XE1203SKC868XE2 Semtech, XE1203SKC868XE2 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/5/595/semtech_sml.jpg)
XE1203SKC868XE2
Manufacturer Part Number
XE1203SKC868XE2
Description
KIT STARTER FOR XE1203 868MHZ
Manufacturer
Semtech
Series
TrueRF™r
Type
Transceiver, ISMr
Specifications of XE1203SKC868XE2
Frequency
868MHz
For Use With/related Products
XE1203 (868MHz)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
The time diagram of a read sequence is illustrated in Figure 14
condition is detected, defined by the SI signal being set to “0” during a period of SCK. The next bit is a read/write
(R/W) bit which should be “1” to indicate a read operation. The next 5 bits are the address of the control register
A[4:0] to be accessed, MSB first. The data from the register is then output on the SO pin. The data become valid at
the rising edges of SCK and should be sampled at the falling edge of SCK. After this, the data transfer is
terminated. The SI line must stay high for at least one extra SCK clock cycle to start a new write or read sequence.
The maximum current drive on SO is 2 mA at a supply voltage of 2.7V and the maximum load is CLop, as defined
in Paragraph 3.2.2.
When the serial interface is not used for read or write operations, both SCK and SI should be set to “1”. Except
when in read mode, SO is set to a high impedance mode.
When reading the register at address zero, the timing diagram is illustrated in
© Semtech 2008
sck
si
/en
so
/en
so
si
sck
High impedance
Figure 13: Write sequence into configuration register at address zero
A(4) A(3) A(2) A(1)
Figure 14: Read sequence of configuration register
A(4)
A(0)
A(3)
D(7) D(6) D(5)
19
A(2)
High impedance
below. The sequence is initiated when a Start
A(1)
D(4) D(3)
A(0)
Figure 15.
D(2) D(1)
D(7)
D(0)
XE1203F
High impedance
www.semtech.com