SI4713-B30-GMR Silicon Laboratories Inc, SI4713-B30-GMR Datasheet
SI4713-B30-GMR
Specifications of SI4713-B30-GMR
Available stocks
Related parts for SI4713-B30-GMR
SI4713-B30-GMR Summary of contents
Page 1
... DAC RFGND CONTROL AFC INTERFACE Rev. 1.1 2/ RDS/RBDS encoder (Si4713 only) PCB loop and stub antenna support with self-calibrated capacitor tuning Programmable transmit level Audio dynamic range control Advanced modulation control 2.7 to 5.5 V supply voltage Integrated LDO regulator 0.55 mm 20-pin QFN ...
Page 2
Si4712/13-B30 2 Rev. 1.1 ...
Page 3
... Receive Power Scan . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21 5.4. Digital Audio Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 5.5. Line Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 5.6. Audio Dynamic Range Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 5.7. Audio Limiter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 5.8. Pre-emphasis and De-emphasis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 5.9. RDS/RBDS Processor (Si4713 Only 5.10. Tuning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 5.11. Reference Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 5.12. Control Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 5.13. GPO Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5.14. Reset, Powerup, and Powerdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5 ...
Page 4
Si4712/13-B30 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter Supply Voltage Interface Supply Voltage Power Supply Powerup Rise Time Interface Supply Powerup Rise Time Ambient Temperature Note: All minimum and maximum specifications are guaranteed and apply across the recommended ...
Page 5
Table 3. DC Characteristics = 118 dBµV, stereo, Δf = 68.25 kHz, Δfpilot = 6.75 kHz, REFCLK = 32.768 kHz, unless otherwise specified. Test conditions Production test conditions 3 Characterization test conditions: V ...
Page 6
Si4712/13-B30 Table 4. Reset Timing Characteristics (V = 2 1 Parameter RST Pulse Width and GPO1, GPO2/INT Setup to RST↑ GPO1, GPO2/INT Hold from RST↑ Important Notes: 1. When ...
Page 7
Table 5. 2-Wire Control Interface Characteristics (V = 2 1 Parameter SCLK Frequency SCLK Low Time SCLK High Time ↓ SCLK Input to SDIO Setup (START) ↓ SCLK Input ...
Page 8
Si4712/13-B30 SU:STA HD:STA LOW 70% SCLK 30% 70% SDIO 30% START t r:IN Figure 2. 2-Wire Control Interface Read and Write Timing Parameters SCLK A6-A0, SDIO R/W START ADDRESS + R/W Figure 3. 2-Wire Control Interface Read ...
Page 9
Table 6. 3-Wire Control Interface Characteristics (V = 2 1 Parameter SCLK Frequency SCLK High Time SCLK Low Time SDIO Input, SEN to SCLK↑ Setup SDIO Input to SCLK↑ ...
Page 10
Si4712/13-B30 Table 7. SPI Control Interface Characteristics (V = 2 1 Parameter SCLK Frequency SCLK High Time SCLK Low Time SDIO Input, SEN to SCLK↑ Setup SDIO Input to ...
Page 11
Table 8. Digital Audio Interface Characteristics (V = 2 1 Parameter DCLK pulse width high DCLK pulse width low DFS set-up time to DCLK rising edge DFS hold time ...
Page 12
Si4712/13-B30 Table 9. FM Transmitter Characteristics = 118 dBµV, stereo, Δf = 68.25 kHz, Δfpilot = 6.75 kHz, REFCLK = 32.768 kHz, 75 µs pre-emphasis, (Test conditions unless otherwise specified. Production test conditions 3 ...
Page 13
Table 9. FM Transmitter Characteristics = 118 dBµV, stereo, Δf = 68.25 kHz, Δfpilot = 6.75 kHz, REFCLK = 32.768 kHz, 75 µs pre-emphasis, (Test conditions unless otherwise specified. Production test conditions 3 ...
Page 14
Si4712/13-B30 Table 10. FM Receive Power Scan Characteristics (V = 2 1 Parameter Tune and Signal Strength Measurement Time per Channel Notes: 1. Settling time for ac coupling capacitors ...
Page 15
Test Circuit 2.1. Test Circuit Schematic 120 nH V TXOUT 50 Ω R1 RST SEN SCLK SDIO RCLK V IO 1.5 to 3.6 V Notes: 1. Si4712/13 is shown configured GPO2/INT can ...
Page 16
Si4712/13-B30 3. Typical Application Schematics 3.1. Analog Audio Inputs TX Antenna L1 120 nH RST SEN SCLK SDIO RCLK V IO 1.5 to 3.6 V Notes: 1. Si4712/13 is shown configured GPO2/INT can be configured for interrupts ...
Page 17
Digital Audio Inputs TX Antenna L1 120 nH RST SEN SCLK SDIO RCLK V IO 1.5 to 3.6 V Notes: 1. Si4712/13 is shown configured GPO2/INT can be configured for interrupts with the powerup command. 3. ...
Page 18
Si4712/13-B30 4. Universal AM/FM RX/FM TX Application Schematic Figure 12 shows an application schematic that supports the Si47xx family QFN products, including the Si4702/3/4/5 FM receivers, Si471x FM transmitters, Si472x FM transceivers, and Si473x ...
Page 19
Universal AM/FM RX/FM TX Bill of Materials The bill of materials for the expanded application schematic shown in Figure 12 is provided in Table 14. Refer to the individual device layout guides and antenna interface guides for a discussion ...
Page 20
... US Radio Broadcast Data System (RBDS) including all the symbol encoding, block synchronization, and error correction functions. Using this feature, the Si4713 enables data such as artist name and song title to be transmitted to an RDS/RBDS receiver. The transmit output (TXO) connects directly to the transmit antenna with only one external inductor to provide harmonic filtering ...
Page 21
The digital audio interface enables low-power operation by eliminating the need for redundant DACs and ADCs on the audio baseband processor. The Si4712/13 includes a low-noise stereo line input (LIN/RIN) with programmable attenuation. ...
Page 22
Si4712/13-B30 5.3.1. Stereo Encoder Figure 14 shows an example breakdown for the various components of a typical MPX signal. The total modulation level for the MPX signal shown in Figure 14, assuming no correlation, is equal to the arithmetic sum ...
Page 23
Digital Audio Interface The digital audio interface operates in slave mode and supports 3 different audio data formats Left-Justified 3. DSP Mode 5.4.1. Audio Data Formats mode, the MSB is ...
Page 24
Si4712/13-B30 INVERTED (IFALL = 1) DCLK (IFALL = 0) DCLK DFS I2S (IMODE = 0000) 1 DCLK DIN/DOUT 1 2 MSB INVERTED (IFALL = 1) DCLK (IFALL = 0) DCLK DFS Left-Justified (IMODE = 0110) DIN/DOUT 1 2 MSB Figure ...
Page 25
Line Input The Si4712/13 provides left and right channel line inputs (LIN and RIN). The inputs are high-impedance and low- capacitance, suited to receiving line level signals from external audio baseband processors. Both line inputs are low-noise inputs with ...
Page 26
Si4712/13-B30 5.6. Audio Dynamic Range Control The Si4712/13 includes digital audio dynamic range control with programmable gain, threshold, attack rate, and release rate. The total dynamic range reduction is set by the gain value and the audio output compression above ...
Page 27
... BCD buffer, which emulates a FIFO. The data does not repeat, but, when the buffer is nearly empty, the Si4713 signals the outside device to initiate another data burst. This mode permits the outside device to use any RDS functionality (including open data applications) that it wants ...
Page 28
Si4712/13-B30 Table 16. Bus Mode Select on Rising Edge of RST Bus Mode GPO1 2-Wire 1 SPI 1 3-Wire 0 (must drive) After the rising edge of RST, the pins, GPO1 and GPO2/INT, are used as general-purpose output (O) pins ...
Page 29
SEN low until all bytes have transferred. However, it will not disrupt the protocol if SEN temporarily goes high at any time, as long as the user does not change the state of SCLK while ...
Page 30
... Queries the status of a previously sent TX Tune Freq, TX Tune Power Tune Measure command. Queries the TX status and input audio signal metrics. Si4713 Only. Queries the status of the RDS Group Buffer and loads new data into buffer. Si4713 Only. Set up default PS strings. ...
Page 31
... Configures audio frequency deviation level. Units are increments. Default is 6285 (68.25 kHz). Configures pilot tone frequency deviation level. Units are increments. Default is 675 (6.75 kHz) Si4713 Only. Configures the RDS/RBDS frequency deviation level. Units are increments. Default is 2 kHz. Configures maximum analog line input level to the ...
Page 32
... TX_RDS_INTERRUPT_SOURCE 0x2C01 TX_RDS_PI 0x2C02 TX_RDS_PS_MIX 0x2C03 TX_RDS_PS_MISC 0x2C04 TX_RDS_PS_REPEAT_COUNT 0x2C05 TX_RDS_PS_MESSAGE_COUNT Si4713 Only. Number of PS messages in use. 0x2C06 TX_RDS_PS_AF 0x2C07 TX_RDS_FIFO_SIZE 32 Description Configures the duration which the input audio level must be below the low threshold in order to detect a low audio condition. ...
Page 33
Pin Descriptions: Si4712/13-GM RFGND Pin Number(s) Name RFGND 4 TXO 5 RST 6 SEN 7 SCLK 8 SDIO 9 RCLK DIN 14 DFS 15 RIN 16 LIN ...
Page 34
... Ordering Guide Part Number* Si4712-B30-GM Portable broadcast FM transmitter with receive power scan Si4713-B30-GM Portable broadcast FM transmitter with receive power scan and RDS/RBDS encoder *Note: Add an “(R)” at the end of the device part number to denote tape and reel option; 2500 quantity per reel. 34 Description Rev ...
Page 35
... R = Die Revision TTT = Internal Code Line 3 Marking: Circle = 0.5 mm Diameter (Bottom-Left Justified Year WW = Workweek Figure 20. Si4712 Top Mark Figure 21. Si4713 Top Mark 12 = Si4712 13 = Si4713 30 = Firmware Revision Revision B Die Internal tracking code. Pin 1 Identifier Assigned by the Assembly House. Corresponds to the last sig- nificant digit of the year and workweek of the mold date ...
Page 36
Si4712/13-B30 10. Package Outline: Si4712/13-GM Figure 22 illustrates the package details for the Si4712/13. Table 19 lists the values for the dimensions shown in the illustration. Figure 22. 20-Pin Quad Flat No-Lead (QFN) Symbol Millimeters Min Nom A 0.50 0.55 ...
Page 37
PCB Land Pattern: Si4712/13-GM Figure 23 illustrates the PCB land pattern details for the Si4712/13-GM. Table 20 lists the values for the dimensions shown in the illustration. Figure 23. PCB Land Pattern Rev. 1.1 Si4712/13-B30 37 ...
Page 38
Si4712/13-B30 Table 20. PCB Land Pattern Dimensions Symbol Millimeters Min 2.10 Notes: General 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and tolerancing is per the ...
Page 39
Additional Reference Resources Si47xx Evaluation Board User’s Guide AN307: Si4712/13/20/21 Receive Power Scan AN309: Si4710/11/12/13 Evaluation Board Quick- Start Guide AN332: Universal Programming Guide AN383: Universal Antenna Selection and Layout Guidelines AN388: Universal Evaluation Board Test Procedure Si4710/11/12/13 Customer ...
Page 40
Si4712/13-B30 OCUMENT HANGE IST Revision 0.5 to Revision 0.9 Updated Table 3 on page 5. Updated Table 8 on page 11. Updated Table 9 on page 12. Updated Table 17 on page 30. Updated Table 18 on ...
Page 41
N : OTES Si4712/13-B30 Rev. 1.1 41 ...
Page 42
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...