ADF7010BRUZ-REEL Analog Devices Inc, ADF7010BRUZ-REEL Datasheet
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADF7010BRUZ-REEL
Specifications of ADF7010BRUZ-REEL
Related parts for ADF7010BRUZ-REEL
ADF7010BRUZ-REEL Summary of contents
Page 1
FEATURES Single Chip Low Power UHF Transmitter 902 MHz–928 MHz Frequency Band On-Chip VCO and Fractional-N PLL 2.3 V–3.6 V Supply Voltage Programmable Output Power –16 dBm to +12 dBm, 0.3 dB Steps Data Rates up to 76.8 kbps ...
Page 2
ADF7010–SPECIFICATIONS Parameter RF CHARACTERISTICS Output Frequency Ranges U.S. ISM Band Phase Frequency Detector Frequency TRANSMISSION PARAMETERS Transmit Rate FSK ASK GFSK Frequency Shift Keying 2, 3 FSK Separation Gaussian Filter t Amplitude Shift Keying Depth On/Off Keying Output Power Output ...
Page 3
Parameter PHASE-LOCKED LOOP VCO Gain 4 Phase Noise (In-Band) 5 Phase Noise (Out of Band) Spurious 6 Integer Boundary Reference 7 Harmonics Second Harmonic Third Harmonic All Other Harmonics REFERENCE ...
Page 4
ADF7010 TIMING CHARACTERISTICS Limit MIN MAX Parameter (B Version Guaranteed by design but not production tested. CLOCK t ...
Page 5
Pin No. Mnemonic Function 1 R External Resistor to Set Charge Pump Current and Some Internal Bias Currents. Use 4 default: SET = I CP MAX So, with R SET 2 CPV Charge Pump Supply. This should be ...
Page 6
ADF7010 Pin No. Mnemonic Function 15 OSC1 Oscillator Pin. For use with crystal reference only. This is three-stated when an external reference oscillator is used. 16 VCO Voltage Controlled Oscillator Ground GND 17 TEST Input to the RF fractional-N divider. ...
Page 7
RL = 10.0dBm PFD FREQUENCY = 19.2MHz LOOP BW = 100kHz RBW = 1kHz 915.7MHz TPC 1. FSK Modulated Signal, F Data Rate = 19.2 kbps/s, 10 dBm RL = 10.0dBm 2dBm ...
Page 8
ADF7010 C1 RISE 144.8ns C1 FALL 145.6ns C1 +DUTY 49.385 Ch1 500mV M 200ns TPC 7. 1.6 MHz CLOCK OUT +10dBm PFD FREQUENCY = 19.2MHz LOOP BW = 100kHz RBW = 10Hz +1.6MHz –53dBc 915.7MHz TPC ...
Page 9
REGISTER MAPS CLK RESERVED OUT DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 R2 R1 CL4 CL3 CL2 CL1 X1 8-BIT INTEGER-N DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB23 ...
Page 10
ADF7010 RF R REGISTER CLK RESERVED OUT DB23 DB22 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB21 R2 R1 CL4 CL3 CL2 CL1 X1 XOE X1 0 XTAL OSCILLATOR ON 1 XTAL OSCILLATOR OFF CL3 ...
Page 11
RF N REGISTER 8-BIT INTEGER-N DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 LDP M12 ...
Page 12
ADF7010 MODULATION REGISTER INDEX GFSK MOD COUNTER CONTROL DB23 DB22 DB21 DB20 DB19 DB18 P1 IC2 IC1 MC3 MC2 MC1 IF AMPLITUDE SHIFT KEYING SELECTED, TxDATA = ...
Page 13
FUNCTION REGISTER TEST MODES DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 ...
Page 14
ADF7010 DEFAULT VALUES FOR REGISTERS RESERVED CLK OUT DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB23 DB22 8-BIT INTEGER-N DB23 DB22 DB19 DB18 DB17 DB16 DB15 DB14 ...
Page 15
CIRCUIT DESCRIPTION REFERENCE INPUT SECTION The on-board crystal oscillator circuitry (Figure 2), allows the use of an inexpensive quartz crystal as the PLL reference. The oscillator circuit is enabled by setting XOE low enabled by default on power-up ...
Page 16
ADF7010 REGULATOR READY DIGITAL LOCK DETECT ANALOG LOCK DETECT R COUNTER/2 OUTPUT N COUNTER/2 OUTPUT R COUNTER OUTPUT N COUNTER OUTPUT Digital Lock Detect Digital lock detect is active high. The lock detect circuit is contained at the PFD. When ...
Page 17
VOLTAGE CONTROLLED OSCILLATOR (VCO) An on-chip VCO is included on the transmitter. The VCO converts the control voltage generated by the loop filter into an output frequency that is sent to the antenna via the power amplifier (PA). The VCO ...
Page 18
ADF7010 0.00 0.20 0.50 1.00 0.0 L(SERIES) = 6.8nH 0.20 L(SHUNT) = 12nH 150 16 – j33 140 0.50 130 1.00 120 110 100 80 90 Figure 10. Output Impedance on Smith Chart FRACTIONAL-N N COUNTER AND ERROR CORRECTION The ...
Page 19
The N divide in the integer part is also reduced. This results in less noise being multiplied from the PFD to the output, resulting in better phase noise for higher PFDs. Increasing the PFD reduces your resolution at the output. ...
Page 20
ADF7010 4.7k VCO IN LOCK DETECT 4.8MH CLOCK Z 24-Lead Thin Shrink Small Outline Package [TSSOP] PIN 1 0.15 0.05 COPLANARITY 2.2 F 220nF DV CPV VCO REG R SET 12nH 6.8nH RF OUT CP VCO ...