NUC100RD2BN Nuvoton Technology Corporation of America, NUC100RD2BN Datasheet - Page 33

IC MCU 32BIT 64KB FLASH 64LQFP

NUC100RD2BN

Manufacturer Part Number
NUC100RD2BN
Description
IC MCU 32BIT 64KB FLASH 64LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro™r
Datasheets

Specifications of NUC100RD2BN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, I²S, LVD, POR, PS2, PWM, WDT
Number Of I /o
49
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NUC100RD2BN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
5
5.1
The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA
AHB-Lite interface and includes an NVIC component. It also has optional hardware debug
functionality. The processor can execute Thumb code and is compatible with other Cortex-M
profile processor. The profile supports two modes -Thread mode and Handler mode. Handler
mode is entered as a result of an exception. An exception return can only be issued in Handler
mode. Thread mode is entered on Reset, and can be entered as a result of an exception return.
Figure 5-1 shows the functional controller of processor.
The implemented device provides:
FUNCTIONAL DESCRIPTION
ARM
®
Cortex™-M0 Core
A low gate count processor that features:
The ARMv6-M Thumb® in
Thumb-2 technology
ARMv6-M compliant 24-bit S
A 32-bit hardware multiplier
The system interface supports little-endian data accesses
The ability to have deterministic, fixed-latency, interrupt handling
Load/store-multiples and multicycle-multipli
restarted to facilitate rapid interrupt handling
C Application Binary Interface compliant exception model. This is the ARMv6-M,
C Application Binary Interface (C-ABI) compliant
the use of pure C functions as interrupt handlers
Low power sleep-mode entry using Wait For Interrupt (WFI), Wai
(WFE) instructions, or the return from interrupt sleep-on-exit feature
Figure 5-1 Functional Controller Diagram
struction set
- 33 -
ysTick timer
NuMicro™ NUC100 Data Sheet
Publication Release Date: Nov 11, 2010
es that can be abandoned and
exception model that enables
Revision V2.00
t For Event

Related parts for NUC100RD2BN