WM8731SEFL Wolfson Microelectronics, WM8731SEFL Datasheet - Page 42

no-image

WM8731SEFL

Manufacturer Part Number
WM8731SEFL
Description
Audio CODECs Stereo Codec with H/P
Manufacturer
Wolfson Microelectronics
Datasheets

Specifications of WM8731SEFL

Number Of Adc Inputs
1
Number Of Dac Outputs
1
Conversion Rate
96 KSPS
Interface Type
Serial (2-Wire, 3-Wire, I2S)
Operating Supply Voltage
- 0.3 V to + 3.63 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
QFN EP
Minimum Operating Temperature
- 40 C
Number Of Channels
2 ADC/2 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM8731SEFL
Manufacturer:
Wolfson Microelectronics
Quantity:
1 940
Part Number:
WM8731SEFL
Manufacturer:
DAEHUNG
Quantity:
18 562
Part Number:
WM8731SEFL/R
Manufacturer:
BCD
Quantity:
50 210
WM8731 / WM8731L
w
Table 18 Normal Mode Sample Rate Look-up Table
Notes:
1.
2.
The BOSR bit represents the base over-sampling rate. This is the rate that the WM8731/L digital
signal processing is carried out at. In Normal mode, with BOSR = 0, the base over-sampling rate is at
256fs, with BOSR = 1, the base over-sampling rate is at 384fs. This can be used to determine the
actual audio data rate produced by the ADC and required by the DAC.
Example scenarios are:
1.
2.
(Note 1)
(Note 1)
ADC
44.1
44.1
88.2
kHz
48
48
32
96
SAMPLING
8
8
8
8
8k not exact, actual = 8.018kHz
All other combinations of BOSR and SR[3:0] that are not in the truth table are invalid
with a requirement that the ADC data rate is 8kHz and DAC data rate is 48kHz, then choosing
MCLK = 12.288MHz the device is programmed with BOSR = 0 (256fs), SR3 = 0, SR2 = 0, SR1
= 1, SR0 = 0.The ADC output data rate will then be exactly 8kHz (derived from 12.288MHz/256
x1/6) and the DAC expects data at exactly 48kHz (derived from 12.288MHz/256)
with a requirement that ADC data rate is 8kHz and DAC data rate is 44.1kHz, then choosing
MCLK = 16.9344MHz the device is programmed with BOSR = 1 (384fs), SR3 = 1, SR2 = 0, SR1
= 1, SR0 = 0. The ADC will no longer output data at exactly 8.000kHz, instead it will be
8.018kHz (derived from 16.9344MHz/384 x 2/11), the DAC still is at exactly 44.1kHz (derived
from 16.9344MHz/384). A slight (sub 0.5%) pitch shift will therefore result in the 8kHz audio
data and (importantly) the user must ensure that the data across the digital interface is correctly
synchronised at the 8.018kHz rate.
RATE
(Note 1)
(Note 1)
DAC
44.1
44.1
88.2
kHz
48
48
32
96
8
8
8
8
FREQUENCY
11.2896
16.9344
11.2896
16.9344
11.2896
16.9344
11.2896
16.9344
11.2896
16.9344
12.288
18.432
12.288
18.432
12.288
18.432
12.288
18.432
12.288
18.432
12.288
18.432
MCLK
MHz
0 (256fs)
1 (384fs)
0 (256fs)
1 (384fs)
0 (256fs)
1 (384fs)
0 (256fs)
1 (384fs)
0 (256fs)
1 (384fs)
0 (128fs)
1 (192fs)
0 (256fs)
1 (384fs)
0 (256fs)
1 (384fs)
0 (256fs)
1 (384fs)
0 (256fs)
1 (384fs)
0 (128fs)
1 (192fs)
BOSR
SR3
REGISTER SETTINGS
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
SAMPLE
RATE
SR2
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
1
1
SR1
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
PD, Rev 4.8, April 2009
SR0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
1
1
Production Data
DIGITAL
FILTER
TYPE
1
1
1
1
1
2
1
1
1
1
2
42

Related parts for WM8731SEFL