M24C16-WMN6TP STMicroelectronics, M24C16-WMN6TP Datasheet - Page 14

EEPROM EEPROM S I2C 16k

M24C16-WMN6TP

Manufacturer Part Number
M24C16-WMN6TP
Description
EEPROM EEPROM S I2C 16k
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24C16-WMN6TP

Organization
2 K x 8
Interface Type
I2C
Maximum Clock Frequency
0.4 MHz
Access Time
900 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
2 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
3.3 V, 5 V
Memory Size
16 Kbit
Package / Case
SOIC-8 Narrow
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C16-WMN6TP
Manufacturer:
TI
Quantity:
5 600
Part Number:
M24C16-WMN6TP
Manufacturer:
ST
Quantity:
1 000
Part Number:
M24C16-WMN6TP
Manufacturer:
ST
Quantity:
1 000
Part Number:
M24C16-WMN6TP
Manufacturer:
ST
Quantity:
1 399
Part Number:
M24C16-WMN6TP
Manufacturer:
ST
Quantity:
8 000
Part Number:
M24C16-WMN6TP
Manufacturer:
ST
Quantity:
256
Part Number:
M24C16-WMN6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C16-WMN6TP
0
Company:
Part Number:
M24C16-WMN6TP
Quantity:
10 000
Company:
Part Number:
M24C16-WMN6TP
Quantity:
1 863
Part Number:
M24C16-WMN6TP (24C16WP)
Manufacturer:
ST
0
Part Number:
M24C16-WMN6TP/P
Manufacturer:
ST
Quantity:
20 000
Device operation
3.6.2
14/39
the addressed location is not Write-protected, the device replies with Ack. The bus master
terminates the transfer by generating a Stop condition, as shown in
Page Write
The Page Write mode allows up to 16 bytes to be written in a single Write cycle, provided
that they are all located in the same page in the memory: that is, the most significant
memory address bits are the same. If more bytes are sent than will fit up to the end of the
page, a condition known as ‘roll-over’ occurs. This should be avoided, as data starts to
become overwritten in an implementation dependent way.
The bus master sends from 1 to 16 bytes of data, each of which is acknowledged by the
device if Write Control (WC) is Low. If the addressed location is Write-protected, by Write
Control (WC) being driven High (during the period from the Start condition until the end of
the address byte), the device replies to the data bytes with NoAck, as shown in
and the locations are not modified. After each byte is transferred, the internal byte address
counter (the 4 least significant address bits only) is incremented. The transfer is terminated
by the bus master generating a Stop condition.
Figure 8.
WC
Byte Write
WC
Page Write
WC (cont'd)
Page Write
(cont'd)
Write mode sequences with WC = 0 (data write enabled)
Dev Select
Dev Select
ACK
Doc ID 5067 Rev 16
Data in N
R/W
R/W
ACK
ACK
Byte address
Byte address
ACK
M24C16, M24C08, M24C04, M24C02, M24C01
ACK
ACK
Data in 1
Data in
ACK
ACK
Data in 2
Figure
ACK
8.
Data in 3
Figure
AI02804c
7,

Related parts for M24C16-WMN6TP