LFXP2-17E-6FTN256C Lattice, LFXP2-17E-6FTN256C Datasheet - Page 36
![FPGA - Field Programmable Gate Array 17K LUTs 201I/O DSP 1.2V -6 Speed](/photos/16/14/161486/bga256_sml.jpg)
LFXP2-17E-6FTN256C
Manufacturer Part Number
LFXP2-17E-6FTN256C
Description
FPGA - Field Programmable Gate Array 17K LUTs 201I/O DSP 1.2V -6 Speed
Manufacturer
Lattice
Datasheet
1.LFXP2-40E-5FN484I.pdf
(92 pages)
Specifications of LFXP2-17E-6FTN256C
Number Of Macrocells
17000
Number Of Programmable I/os
201
Data Ram Size
282624
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FTBGA-256
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
282624
Number Of I /o
201
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
0°C ~ 85°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-17E-6FTN256C
Manufacturer:
Lattice
Quantity:
78
Company:
Part Number:
LFXP2-17E-6FTN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Figure 2-31. DQS Local Bus
Polarity Control Logic
In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and
the internal system clock (during the READ cycle) is unknown. The LatticeXP2 family contains dedicated circuits to
transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS
(delayed) and the system clock, a clock polarity selector is used. This changes the edge on which the data is regis-
tered in the synchronizing registers in the input register block and requires evaluation at the start of each READ
cycle for the correct clock polarity.
Prior to the READ operation in DDR memories, DQS is in tristate (pulled by termination). The DDR memory device
drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to
control the polarity of the clock to the synchronizing registers.
*DQSXFERDEL shifts ECLK1 by 90% and is not associated with a particular PIO.
DQSXFER
DQS
DQS
DCNTL[6:0]
ECLK1
DQSXFER
DCNTL[6:0]
CLK1
GSR
DQS
CEI
2-33
DQSXFERDEL*
Polarity Control
DQSDEL
Logic
PIO
PIO
To DDR
Register Block
Register Block
Reg.
Output
Input
Calibration bus
To Sync
from DLL
Reg.
LatticeXP2 Family Data Sheet
Buffer
Buffer
sysIO
sysIO
DI
DI
Strobe
Datain
DDR
DQS
PAD
PAD
Architecture