A42MX24-PQG208 Actel, A42MX24-PQG208 Datasheet
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A42MX24-PQG208
Specifications of A42MX24-PQG208
Available stocks
Related parts for A42MX24-PQG208
A42MX24-PQG208 Summary of contents
Page 1
... See the Actel website for the latest version of the datasheet Diagnostic and Verification A42MX24 A42MX36 36,000 54,000 – – 2,560 954 1,230 912 1,184 – 6.1 ns 6.3 ns – ...
Page 2
... A42MX09 – – A42MX16 – – A42MX24 – – A42MX36 – – Note: Package Definitions PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array ...
Page 3
... Contact your local Actel representative for device availability. CQFP 256-Pin 202 A40MX04 A42MX09 A42MX16 Std –1 ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ datasheet for details on automotive-grade MX offerings. v6.1 40MX and 42MX FPGA Families A42MX24 A42MX36 –2 –3 ✓ ✓ ✓ ✓ iii ...
Page 4
...
Page 5
Table of Contents 40MX and 42MX FPGA Families General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
FPGA Families 100-Pin PQFP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
... In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed datapath functions such as FIFOs, LIFOs and scratchpad memory. A42MX24 and A42MX36 also contain wide- decode modules. Logic Modules The 40MX logic module is an eight-input, one-output ...
Page 8
FPGA Families The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). Figure 1-2 combinatorial logic module. The S-module, shown in Figure 1-3, implements the same combinatorial logic function as the ...
Page 9
... Actel's Designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design. synchronous or Figure 1-4 • A42MX24 and A42MX36 D-Module Implementation Latches WD[7:0] [7:0] SRAM Module ...
Page 10
FPGA Families Routing Structure The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment ...
Page 11
Figure 1-7 • Clock Networks of 42MX Devices QCLKA QCLKB *QCLK1IN *QCLK2IN Note: *QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals. Figure 1-8 • Quadrant Clock Network of A42MX36 Devices CLKB CLKINB CLKA CLKINA From S0 Pads Internal CLKMOD Signal ...
Page 12
... Figure 1-9 • 42MX I/O Module 1 -6 Signal Figure 1 block Antifuse Figure 1-10 • PCI Output Structure of A42MX24 and A42MX36 Devices Other Architectural Features Performance MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not ...
Page 13
... The procedure for programming an MX device using Silicon Sculptor follows: 1. Load the .AFM file 2. Select the device to be programmed 3. Begin programming When the design is ready production, Actel offers device through Programming from the factory. multi-site device ...
Page 14
... Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below. C Values for Actel MX FPGAs EQ Modules (C Input Buffers (C Output Buffers (C Routed Array Clock Buffer Loads (C To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known ...
Page 15
... A40MX02 41.4 A40MX04 68.6 A42MX09 118 A42MX16 165 A42MX24 185 A42MX36 220 Test Circuitry and Silicon Explorer II Probe MX devices contain probing circuitry that provides built- in access to every node in a design, via the use of Silicon Explorer II. Silicon Explorer integrated hardware and software solution that, in conjunction with the ...
Page 16
FPGA Families Serial Connection to Windows PC Figure 1-13 • Silicon Explorer II Setup with 42MX Table 2 • Device Configuration Options for Probe Capability Security Fuse(s) Programmed No No Yes Notes: 1. Avoid using SDI, SDO, ...
Page 17
Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary- scan register chain, which ...
Page 18
... Actel BSDL files are grouped into two categories - generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs or inouts. Generic files for MX devices are available on Actel's website at http://www.actel.com/techdocs/models/bsdl.html. v6.1 Unchecked User I/O ...
Page 19
... Development Tool Support The MX family of FPGAs is fully supported by both Actel's Libero™ Integrated Design Environment and Designer FPGA Development software. Actel Libero IDE is a design management environment that streamlines the design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools ...
Page 20
FPGA Families 5.0V Operating Conditions Table 6 • Absolute Maximum Ratings for 40MX Devices* Symbol V DC Supply Voltage CC V Input Voltage I V Output Voltage O t Storage Temperature STG Note: *Stresses beyond those listed ...
Page 21
... Transition Time, T and I/O Capacitance IO Standby Current, A40MX02 A40MX04 CC A42MX09 A42MX16 A42MX24, A42MX36 Low-Power Mode 42MX devices Standby Current only I , I/O source sink Can be derived from the IO current Notes: 1. Only one output tested at a time All outputs unloaded. All inputs = V Commercial Commercial -F Min ...
Page 22
FPGA Families 3.3V Operating Conditions Table 10 • Absolute Maximum Ratings for 40MX Devices* Symbol Parameter V DC Supply Voltage CC V Input Voltage I V Output Voltage O t Storage Temperature STG Note: *Stresses beyond those ...
Page 23
... Input Transition Time, T and I/O Capacitance IO 2 Standby Current, I A40MX02, CC A40MX04 A42MX09 A42MX16 A42MX24, A42MX36 Low-Power Mode 42MX Standby Current devices only I , I/O source sink Can be derived from the IO current Notes: 1. Only one output tested at a time All outputs unloaded. All inputs = V ...
Page 24
... IN Input Transition Time, T and I/O Capacitance IO 2 Standby Current, I A42MX09 CC A42MX16 A42MX24, A42MX36 Low-Power Mode Standby Current I I/O source sink current Can be derived from the IO Notes: 1. Only one output tested at a time. V CCI 2. All outputs unloaded. All inputs = Parameter –0.5 to +7.0 – ...
Page 25
Output Drive Characteristics for 5.0V PCI Signaling MX PCI device I/O drivers were designed specifically for high-performance PCI systems. the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification. Table ...
Page 26
FPGA Families Output Drive Characteristics for 3.3V PCI Signaling Table 19 • DC Specification (3.3V PCI Signaling) Symbol Parameter V Supply Voltage for I/Os CCI V Input High Voltage IH V Input Low Voltage IL I Input ...
Page 27
MX PCI I 0.15 0.10 0.05 0. –0.05 PCI I Maximum OH –0.10 –0.15 –0.20 Figure 1-16 • Typical Output Drive Characteristics (Based Upon Measured Data) PCI I Maximum OL OL ...
Page 28
FPGA Families Junction Temperature (T The temperature variable in the Designer software refers to the junction temperature, temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient ...
Page 29
Timing Models Input Delay I/O Module t INYL=0. Array Clock t CKH=4. MAX=180 MHz Note: * Values are shown for 40MX ‘–3’ speed devices at 5.0V worst-case commercial conditions. Figure 1-17 • 40MX Timing Model* Input ...
Page 30
FPGA Families Input Delays I/O Module t INYL=0 INH=0 INSU=0 INGL=1.3 ns Array Clocks t CKH=2. MAX=296 MHz Notes: * Values are shown for A42MX36 ‘–3’ ...
Page 31
Parameter Measurement In 50% 50 PAD 1. DLH t DHL Figure 1-21 • Output Buffer Delays Load 1 (Used to measure propagation delay) To the output under test Figure 1-22 • AC Test Loads PAD ...
Page 32
FPGA Families Sequential Module Timing Characteristics D* G, CLK E Q PRE, CLR Note: *D represents all data functions involving A, B, and S for multiplexed flip-flops. Figure 1-25 • Flip-Flops and Latches PRE ...
Page 33
Sequential Timing Characteristics CLK Figure 1-26 • Input Buffer Latches D G Figure 1-27 • Output Buffer Latches PAD DATA IBDL G PAD DATA G t INSU CLK t SU EXT D PAD OBDLHS G t OUTSU t OUTH v6.1 ...
Page 34
FPGA Families Decode Module Timing A– Figure 1-28 • Decode Module Timing SRAM Timing Characteristics Figure 1-29 • SRAM Timing Characteristics Dual-Port SRAM Timing Waveforms WD[7:0] WRAD[5:0] Note: ...
Page 35
RCLK REN RDAD[5:0] RD[7:0] Note: Identical timing for falling edge clock. Figure 1-31 • 42MX SRAM Synchronous Read Operation RDAD[5:0] RD[7:0] Figure 1-32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled) WEN WD[7:0] WRAD[5:0] BLKEN WCLK RD[7:0] Figure ...
Page 36
... Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Actel's Designer software prior to placement and routing the nets in a design may be designated as critical. Long Tracks ...
Page 37
Temperature and Voltage Derating Factors Table 22 • 42MX Temperature and Voltage Derating Factors (Normalized 25° 42MX Voltage –55°C 4.50 0.93 4.75 0.88 5.00 0.85 5.25 0.84 5.50 0.83 1.50 1.40 1.30 1.20 1.10 1.00 ...
Page 38
FPGA Families Table 23 • 40MX Temperature and Voltage Derating Factors (Normalized 25° 40MX Voltage –55°C 4.50 0.89 4.75 0.84 5.00 0.82 5.25 0.80 5.50 0.79 1.50 1.40 1.30 1.20 1.10 1.00 ...
Page 39
Table 24 • 42MX Temperature and Voltage Derating Factors (Normalized 25° 42MX Voltage –55°C 3.00 0.97 3.30 0.84 3.60 0.81 1.60 1.50 1.40 1.30 1.20 1.10 1.00 0.90 0.80 0.70 0.60 0.50 0.40 3.00 Note: ...
Page 40
FPGA Families Table 25 • 40MX Temperature and Voltage Derating Factors (Normalized 25° 40MX Voltage –55°C 3.00 1.08 3.30 0.86 3.60 0.83 2.20 2.00 1.80 1.60 1.40 1.20 1.00 0.80 0.60 3.00 ...
Page 41
... PCI Target interface, a PCI Target and Target+DMA Master interface. Contact your Actel sales representative for more details. PCI A42MX24 Min. Max. Min. Max. 30 – 4.0 – 11 – 1.9 – 11 – 1.9 – PCI A42MX24 Min. Max. Min. Max 2.0 9 2.0 9.0 2 – 2.0 4.0 1 – 28 – ...
Page 42
FPGA Families Timing Characteristics Table 28 • A40MX02 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Dual-Module Macros PD2 t Sequential Clock-to Latch ...
Page 43
Table 28 • A40MX02 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay IRD3 t FO=4 Routing Delay ...
Page 44
FPGA Families Table 28 • A40MX02 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 4 TTL Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to ENZH ...
Page 45
Table 29 • A40MX02 Timing Characteristics (Nominal 3.3V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Dual-Module Macros PD2 t Sequential Clock-to Latch G-to Flip-Flop (Latch) Reset-to-Q RS ...
Page 46
FPGA Families Table 29 • A40MX02 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay ...
Page 47
Table 29 • A40MX02 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 4 CMOS Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ENZH t Enable Pad Z ...
Page 48
FPGA Families Table 30 • A40MX04 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Dual-Module Macros PD2 t Sequential Clock-to Latch G-to-Q GO ...
Page 49
Table 30 • A40MX04 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay IRD3 t FO=4 Routing Delay ...
Page 50
FPGA Families Table 30 • A40MX04 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 1 CMOS Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ...
Page 51
Table 31 • A40MX04 Timing Characteristics (Nominal 3.3V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Dual-Module Macros PD2 t Sequential Clock-to Latch G-to Flip-Flop (Latch) Reset-to-Q RS ...
Page 52
FPGA Families Table 31 • A40MX04 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay ...
Page 53
Table 31 • A40MX04 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 4 CMOS Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ENZH t Enable Pad Z ...
Page 54
FPGA Families Table 32 • A42MX09 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Sequential Clock-to Latch G-to Flip-Flop (Latch) Reset-to-Q ...
Page 55
Table 32 • A42MX09 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Propagation Delays t Pad-to-Y HIGH INYH t Pad-to-Y LOW INYL HIGH INGH LOW INGL ...
Page 56
FPGA Families Table 32 • A42MX09 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ...
Page 57
Table 32 • A42MX09 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 CMOS Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ENZH t Enable Pad Z ...
Page 58
FPGA Families Table 33 • A42MX09 Timing Characteristics (Nominal 3.3V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Sequential Clock-to Latch G-to Flip-Flop (Latch) Reset-to-Q ...
Page 59
Table 33 • A42MX09 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Propagation Delays t Pad-to-Y HIGH INYH t Pad-to-Y LOW INYL HIGH INGH LOW INGL ...
Page 60
FPGA Families Table 33 • A42MX09 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to ENZH ...
Page 61
Table 33 • A42MX09 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 CMOS Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ENZH t Enable Pad Z ...
Page 62
FPGA Families Table 34 • A42MX16 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Sequential Clock-to Latch G-to Flip-Flop (Latch) Reset-to-Q ...
Page 63
Table 34 • A42MX16 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Propagation Delays t Pad-to-Y HIGH INYH t Pad-to-Y LOW INYL HIGH INGH LOW INGL ...
Page 64
FPGA Families Table 34 • A42MX16 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ...
Page 65
Table 35 • A42MX16 Timing Characteristics (Nominal 3.3V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Propagation Delays t Single Module PD1 t Sequential Clock-to Latch G-to Flip-Flop (Latch) Reset-to-Q RS Logic Module Predicted Routing ...
Page 66
FPGA Families Table 35 • A42MX16 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Propagation Delays t Pad-to-Y HIGH INYH t Pad-to-Y LOW INYL HIGH INGH t ...
Page 67
Table 35 • A42MX16 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ENZH t Enable Pad Z ...
Page 68
... FPGA Families Table 36 • A42MX24 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Combinatorial Functions t Internal Array Module Delay PD t Internal Decode Module Delay PDD Logic Module Predicted Routing Delays t FO=1 Routing Delay RD1 ...
Page 69
... Table 36 • A42MX24 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay IRD3 t FO=4 Routing Delay IRD4 t FO=8 Routing Delay IRD8 Global Clock Network ...
Page 70
... FPGA Families Table 36 • A42MX24 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ENZH t Enable Pad Z to LOW ENZL t Enable Pad HIGH to Z ...
Page 71
... Table 36 • A42MX24 Timing Characteristics (Nominal 5.0V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 CMOS Output Module Timing t Data-to-Pad HIGH DLH t Data-to-Pad LOW DHL t Enable Pad Z to HIGH ENZH t Enable Pad Z to LOW ENZL t Enable Pad HIGH to Z ENHZ t Enable Pad LOW to Z ...
Page 72
... FPGA Families Table 37 • A42MX24 Timing Characteristics (Nominal 3.3V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Combinatorial Functions t Internal Array Module Delay PD t Internal Decode Module Delay PDD Logic Module Predicted Routing Delays t FO=1 Routing Delay RD1 ...
Page 73
... Table 37 • A42MX24 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay IRD3 t FO=4 Routing Delay IRD4 t FO=8 Routing Delay IRD8 Global Clock Network ...
Page 74
... FPGA Families Table 37 • A42MX24 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing (Continued) t I/O Latch Output Hold LH t I/O Latch Clock-to-Out LCO (Pad-to-Pad) 32 I/O t Array Latch Clock-to-Out ACO (Pad-to-Pad) 32 I/O ...
Page 75
Table 38 • A42MX36 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Combinatorial Functions t Internal Array Module Delay PD t Internal Decode Module Delay PDD Logic Module Predicted Routing Delays t FO=1 Routing Delay ...
Page 76
FPGA Families Table 38 • A42MX36 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Synchronous SRAM Operations (Continued) t Address/Data Hold Time ADH t Read Enable Set-Up RENSU t Read Enable Hold RENH t ...
Page 77
Table 38 • A42MX36 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay IRD3 t FO=4 Routing Delay IRD4 ...
Page 78
FPGA Families Table 38 • A42MX36 Timing Characteristics (Nominal 5.0V Operation) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing (Continued) t Enable Pad LOW to Z ENLZ t G-to-Pad HIGH GLH t G-to-Pad LOW ...
Page 79
Table 39 • A42MX36 Timing Characteristics (Nominal 3.3V Operation) (Worst-Case Commercial Conditions, V Parameter Description Logic Module Combinatorial Functions t Internal Array Module Delay PD t Internal Decode Module Delay PDD Logic Module Predicted Routing Delays t FO=1 Routing Delay ...
Page 80
FPGA Families Table 39 • A42MX36 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Synchronous SRAM Operations (Continued) t Address/Data Hold Time ADH t Read Enable Set-Up RENSU t Read Enable Hold RENH ...
Page 81
Table 39 • A42MX36 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description Input Module Predicted Routing Delays t FO=1 Routing Delay IRD1 t FO=2 Routing Delay IRD2 t FO=3 Routing Delay IRD3 t FO=4 Routing Delay ...
Page 82
FPGA Families Table 39 • A42MX36 Timing Characteristics (Nominal 3.3V Operation) (Continued) (Worst-Case Commercial Conditions, V Parameter Description 5 TTL Output Module Timing t Enable Pad LOW to Z ENLZ t G-to-Pad HIGH GLH t G-to-Pad LOW ...
Page 83
... Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices. TDI, I/O Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when " ...
Page 84
... TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a 10kΩ pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices Supply Voltage ...
Page 85
Package Pin Assignments 44-Pin PLCC Figure 2-1 • 44-Pin PLCC 44-pin PLCC Pin Number A40MX02 Function A40MX04 Function 1 I I/O 5 I/O 6 I/O 7 I/O 8 I/O 9 I/O 10 GND 11 ...
Page 86
FPGA Families 68-Pin PLCC Figure 2-2 • 68-Pin PLCC 44-pin PLCC Pin A40MX02 A40MX04 Number Function Function 1 I/O I/O 2 I/O I/O 3 I/O I I/O I/O 6 I/O I/O ...
Page 87
PLCC Figure 2-3 • 84-Pin PLCC 40MX and 42MX FPGA Families 1 84 84-Pin PLCC v6.1 2-3 ...
Page 88
... I/O 65 I/O I/O 66 I/O I/O 67 I/O I/O 68 I/O TMS, I/O 69 I/O TDI, I/O 70 v6.1 84-Pin PLCC A40MX04 A42MX09 A42MX16 A42MX24 Function Function Function Function I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O GND I/O I/O I/O I/O ...
Page 89
... I/O I/O 80 I/O I/O 81 I/O I/O 82 SDI, I/O 83 I/O I/O 84 v6.1 40MX and 42MX FPGA Families 84-Pin PLCC A42MX09 A42MX16 A42MX24 Function Function Function Function I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O PRA, I/O PRA, I/O GND I/O ...
Page 90
FPGA Families 100-Pin PQFP Package 100 1 Figure 2-4 • 100-Pin PQFP Package (Top View 100-Pin PQFP v6.1 ...
Page 91
PQFP Pin A40MX02 A40MX04 A42MX09 Number Function Function Function DCLK, I PRB, I/O PRB, I/O 7 I/O I/O 8 I/O I/O 9 I/O ...
Page 92
FPGA Families 100-Pin PQFP Pin A40MX02 A40MX04 Number Function Function 71 I/O I/O 72 I/O I/O 73 I/O I/O 74 I/O I/O 75 I/O I/O 76 I/O I ...
Page 93
PQFP Package 160 1 Figure 2-5 • 160-Pin PQFP Package (Top View) 40MX and 42MX FPGA Families 160-Pin PQFP v6.1 2-9 ...
Page 94
... I/O 63 WD, I/O 64 GND 65 WD, I/O 66 I/O 67 I CCI CCI v6.1 160-Pin PQFP A42MX09 A42MX16 A42MX24 Function Function Function I/O I/O WD, I/O I/O I/O WD, I/O SDI, I/O SDI, I/O SDI, I/O I/O I/O I/O GND GND GND I/O I/O I/O ...
Page 95
... GND 134 I/O 135 I/O 136 I/O 137 I/O 138 I/O 139 I/O 140 v6.1 40MX and 42MX FPGA Families 160-Pin PQFP A42MX16 A42MX24 Function Function I/O I/O WD, I/O I/O I/O WD, I/O I/O I/O I/O GND GND GND NC I/O I/O I/O ...
Page 96
... I/O 153 I/O 154 GND 155 I/O 156 I/O 157 I/O 158 I/O 159 MODE V 160 CCA v6.1 160-Pin PQFP A42MX16 A42MX24 Function Function NC I/O I/O NC I/O I/O NC I/O I/O NC I/O I/O GND GND GND I/O I/O I/O I/O I/O ...
Page 97
PQFP Package 208 1 Figure 2-6 • 208-Pin PQFP Package (Top View) 208-Pin PQFP v6.1 40MX and 42MX FPGA Families 2-13 ...
Page 98
... I/O 61 GND CCI CCI V 64 CCA I CCA I/O 68 I/O 69 I/O 70 v6.1 208-Pin PQFP A42MX16 A42MX24 A42MX36 Function Function Function I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O NC I/O I/O NC I/O I/O NC I/O ...
Page 99
... V 133 CCI I/O 134 WD, I/O 135 WD, I/O 136 I/O 137 138 I/O 139 GND 140 v6.1 40MX and 42MX FPGA Families 208-Pin PQFP A42MX24 A42MX36 Function Function CCA CCA I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O ...
Page 100
... WD, I/O 202 WD, I/O 203 I/O 204 QCLKD, I/O 205 I/O 206 I/O 207 I/O 208 v6.1 208-Pin PQFP A42MX16 A42MX24 A42MX36 Function Function Function I/O I/O I/O I/O WD, I/O WD, I/O I/O WD, I/O WD, I/O PRA, I/O PRA, I/O PRA, I/O I/O ...
Page 101
PQFP Package 240 1 • • • Figure 2-7 • 240-Pin PQFP Package (Top View) 40MX and 42MX FPGA Families 240-Pin PQFP v6.1 • • • 2-17 ...
Page 102
FPGA Families 240-Pin PQFP Pin A42MX36 Number Function Number 1 I/O 2 DCLK, I/O 3 I/O 4 I/O 5 I/O 6 WD, I/O 7 WD, I CCI 9 I/O 10 I/O 11 I/O 12 I/O ...
Page 103
PQFP 240-Pin PQFP Pin A42MX36 Pin Number Function Number 141 I/O 176 142 WD, I/O 177 143 WD, I/O 178 144 I/O 179 145 I/O 180 146 I/O 181 147 I/O 182 148 I/O 183 149 I/O 184 150 ...
Page 104
FPGA Families 80-Pin VQFP Figure 2-8 • 80-Pin VQFP 80-Pin VQFP v6.1 ...
Page 105
VQFP Pin A40MX02 A40MX04 Number Function Function 1 I I/O 5 I/O I/O 6 I/O I/O 7 GND GND 8 I/O I/O 9 I/O I/O 10 I/O I/O 11 I/O ...
Page 106
FPGA Families 100-Pin VQFP Package 100 1 Figure 2-9 • 100-Pin VQFP Package (Top View 100-Pin VQFP v6.1 ...
Page 107
VQFP Package Pin A42MX09 A42MX16 Number Function Function 1 I/O I/O 2 MODE MODE 3 I/O I/O 4 I/O I/O 5 I/O I/O 6 I/O I/O 7 GND GND 8 I/O I/O 9 I/O I/O 10 I/O I/O 11 ...
Page 108
FPGA Families 176-Pin TQFP Package 176 1 Figure 2-10 • 176-Pin TQFP Package (Top View 176-Pin TQFP v6.1 ...
Page 109
... I CCA I/O 64 I/O 65 I/O 66 I/O 67 I/O 68 I/O 69 I/O 70 v6.1 40MX and 42MX FPGA Families 176-Pin TQFP A42MX16 A42MX24 Function Function I/O I/O I/O NC I/O I I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O ...
Page 110
... I/O 131 I/O 132 I/O 133 I/O 134 I/O 135 I/O 136 I/O 137 I/O 138 I/O 139 I/O 140 v6.1 176-Pin TQFP A42MX09 A42MX16 A42MX24 Function Function Function GND GND GND NC I/O I/O NC I/O TCK, I CCA CCA CCA GND GND ...
Page 111
... CLKA, I/O 172 V 173 CCA GND 174 I/O 175 DCLK, I/O CLKB, I/O 176 v6.1 40MX and 42MX FPGA Families 176-Pin TQFP A42MX16 A42MX24 Function Function I/O I/O I/O PRB, I/O PRB, I/O NC I/O WD, I/O I/O I/O WD, I/O I/O I/O I/O ...
Page 112
FPGA Families 208-Pin CQFP ) 208207206205204203202201200 Pin #1 Index Figure 2-11 ...
Page 113
CQFP 208-Pin CQFP Pin A42MX36 Pin Number Function Number 1 GND CCA 3 MODE I/O ...
Page 114
FPGA Families 208-Pin CQFP Pin A42MX36 Number Function Number 141 I/O 142 I/O 143 I/O 144 I/O 145 I/O 146 I/O 147 I/O 148 I/O 149 I/O 150 GND 151 I/O 152 I/O 153 I/O 154 I/O ...
Page 115
CQFP 256255254253252251250249248 Pin #1 Index Figure 2-12 • 256-Pin CQFP (Top View) 40MX ...
Page 116
FPGA Families 256-Pin CQFP Pin A42MX36 Number Function Number GND 3 I/O 4 I/O 5 I/O 6 I/O 7 I/O 8 I/O 9 I/O 10 GND 11 I/O 12 I/O 13 I/O 14 I/O ...
Page 117
CQFP 256-Pin CQFP Pin A42MX36 Pin Number Function Number 141 I/O 176 142 I/O 177 143 I/O 178 144 I/O 179 145 I/O 180 146 I/O 181 147 I/O 182 148 I/O 183 149 I/O 184 150 I/O 185 ...
Page 118
FPGA Families 272-Pin BGA Package Figure 2-13 • 272-Pin BGA Package (Top View ...
Page 119
PBGA 272-Pin PBGA Pin A42MX36 Pin Number Function Number A1 GND B16 A2 GND B17 A3 I/O B18 A4 WD, I/O B19 A5 I/O B20 A6 I WD, I WD, I I/O C4 ...
Page 120
FPGA Families 272-Pin PBGA Pin A42MX36 Number Function Number L9 GND L10 GND L11 GND L12 GND L17 V CCI L18 I/O L19 I/O L20 TCK, I/O M1 I/O M2 I CCI M9 ...
Page 121
Datasheet Information List of Changes The following table lists critical changes that were made in the current version of the document. Previous version Changes in current version ( v6.0 In Table 14 • Absolute Maximum (January 2004) ...
Page 122
... Note that the “Package Characteristics and Mechanical Drawings” section has been eliminated from the data sheet. The mechanical drawings are now contained in a separate document, “Package Characteristics and Mechanical Drawings,” available on the Actel web site. Datasheet Categories In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as " ...
Page 123
...
Page 124
... Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners. Actel is the leader in low-power and mixed-signal FPGAs and offers the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at www.actel.com. ...